5秒后页面跳转
W66BM6NBUAFI PDF预览

W66BM6NBUAFI

更新时间: 2024-11-07 09:04:19
品牌 Logo 应用领域
华邦 - WINBOND 动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
249页 3483K
描述
DDR DRAM,

W66BM6NBUAFI 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:VFBGA,Reach Compliance Code:compliant
风险等级:5.83访问模式:MULTI BANK PAGE BURST
其他特性:AUTO/SELF REFRESH; IT ALSO REQUIRES 1.8V NOM; TERM PITCH-MAXJESD-30 代码:R-PBGA-B200
长度:14.5 mm内存密度:2147483648 bit
内存集成电路类型:DDR DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:200字数:134217728 words
字数代码:128000000工作模式:SYNCHRONOUS
最高工作温度:95 °C最低工作温度:-40 °C
组织:128MX16封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH座面最大高度:0.8 mm
自我刷新:YES最大供电电压 (Vsup):1.17 V
最小供电电压 (Vsup):1.06 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
宽度:10 mm

W66BM6NBUAFI 数据手册

 浏览型号W66BM6NBUAFI的Datasheet PDF文件第2页浏览型号W66BM6NBUAFI的Datasheet PDF文件第3页浏览型号W66BM6NBUAFI的Datasheet PDF文件第4页浏览型号W66BM6NBUAFI的Datasheet PDF文件第5页浏览型号W66BM6NBUAFI的Datasheet PDF文件第6页浏览型号W66BM6NBUAFI的Datasheet PDF文件第7页 
W66BM6NB / W66CM2NQ  
2Gb / 4Gb LPDDR4X  
Table of Contents-  
1.  
2.  
3.  
4.  
GENERAL DESCRIPTION ............................................................................................................................................ 5  
FEATURES.................................................................................................................................................................... 5  
ORDER INFORMATION................................................................................................................................................ 5  
BALL ASSIGNMENT ..................................................................................................................................................... 6  
Single-Die-Package (SDP) WFBGA 200 Ball Assignment............................................................................................. 6  
Dual-Die-Package (DDP) WFBGA 200 Ball Assignment ............................................................................................... 7  
BALL CONFIGURATION ............................................................................................................................................... 8  
Ball Description.............................................................................................................................................................. 8  
Addressing Table........................................................................................................................................................... 9  
BLOCK DIAGRAM....................................................................................................................................................... 10  
Block diagram of single chip ........................................................................................................................................ 10  
Block diagram of Dual-Die-Package (DDP) ................................................................................................................. 11  
FUNCTIONAL DESCRIPTION..................................................................................................................................... 12  
Simplified LPDDR4X State Diagram............................................................................................................................ 12  
4.1  
4.2  
5.  
6.  
7.  
5.1  
5.2  
6.1  
6.2  
7.1  
7.2  
7.1.1  
Simplified Bus Interface State Diagram ....................................................................................................................... 13  
Power-up, Initialization, and Power-Off Procedure ...................................................................................................... 15  
7.2.1  
Voltage Ramp and Device Initialization........................................................................................................................ 15  
Reset Initialization with Stable Power .......................................................................................................................... 17  
Power-off Sequence.................................................................................................................................................... 17  
Uncontrolled Power-Off Sequence .............................................................................................................................. 18  
7.2.2  
7.2.3  
7.2.4  
7.3  
Mode Register Definition.............................................................................................................................................. 19  
7.3.1  
MR0 Register Information (MA[5:0] = 00 ).................................................................................................................. 20  
H
7.3.2  
MR1 Register Information (MA[5:0] = 01 ).................................................................................................................. 21  
H
7.3.3  
MR2 Register Information (MA[5:0] = 02 ).................................................................................................................. 23  
H
7.3.4  
MR3 Register Information (MA[5:0] = 03 ).................................................................................................................. 24  
H
7.3.5  
MR4 Register Information (MA[5:0] = 04 ).................................................................................................................. 25  
H
7.3.6  
MR5 Register Information (MA[5:0] = 05 ).................................................................................................................. 26  
H
7.3.7  
MR6 Register Information (MA[5:0] = 06 ).................................................................................................................. 26  
H
7.3.8  
MR7 Register Information (MA[5:0] = 07 ).................................................................................................................. 26  
H
7.3.9  
MR8 Register Information (MA[5:0] = 08 ).................................................................................................................. 26  
H
7.3.10  
7.3.11  
7.3.12  
7.3.13  
7.3.14  
7.3.15  
7.3.16  
7.3.17  
7.3.18  
7.3.19  
7.3.20  
7.3.21  
7.3.22  
7.3.23  
7.3.24  
7.3.25  
7.3.26  
7.3.27  
MR9 Register Information (MA[5:0] = 09 ).................................................................................................................. 26  
H
MR10 Register Information (MA[5:0] = 0A ) ............................................................................................................... 26  
H
MR11 Register Information (MA[5:0] = 0B ) ............................................................................................................... 27  
H
MR12 Register Information (MA[5:0] = 0C ) ............................................................................................................... 27  
H
MR13 Register Information (MA[5:0] = 0D ) ............................................................................................................... 29  
H
MR14 Register Information (MA[5:0] = 0E ) ............................................................................................................... 30  
H
MR15 Register Information (MA[5:0] = 0F )................................................................................................................ 32  
H
MR16 Register Information (MA[5:0] = 10 )................................................................................................................ 33  
H
MR17 Register Information (MA[5:0] = 11 )................................................................................................................ 33  
H
MR18 Register Information (MA[5:0] = 12 )................................................................................................................ 34  
H
MR19 Register Information (MA[5:0] = 13 )................................................................................................................ 34  
H
MR20 Register Information (MA[5:0] = 14 )............................................................................................................... 34  
H
MR21 Register (Reserved) (MA[5:0] = 15 )................................................................................................................ 34  
H
MR22 Register Information (MA[5:0] = 16 )................................................................................................................ 35  
H
MR23 Register Information (MA[5:0] = 17 )................................................................................................................ 36  
H
MR24 Register Information (MA[5:0] = 18 )................................................................................................................ 36  
H
MR25 Register Information (MA[5:0] = 19 )................................................................................................................ 37  
H
MR26~29 (Reserved) (MA[5:0] = 1A -1D )................................................................................................................ 37  
H
H
Publication Release Date: Sep. 18, 2019  
Revision: A01-003  
- 1 -  

与W66BM6NBUAFI相关器件

型号 品牌 获取价格 描述 数据表
W66BM6NBUAFJ WINBOND

获取价格

DRAM,
W66BM6NBUAGI WINBOND

获取价格

DDR DRAM,
W66BM6NBUAGJ WINBOND

获取价格

DRAM,
W66BM6NBUAHI WINBOND

获取价格

DDR DRAM,
W66BM6NBUAHJ WINBOND

获取价格

DRAM,
W671320P WINBOND

获取价格

SLIC, Bipolar, PQCC28, PLASTIC, LCC-28
W671361Y WINBOND

获取价格

SLIC, Bipolar, QFN-32
W671510P WINBOND

获取价格

SLIC, Bipolar, PQCC28, PLASTIC, LCC-28
W671530P WINBOND

获取价格

SLIC, Bipolar, PQCC28, PLASTIC, LCC-28
W671540P WINBOND

获取价格

SLIC, Bipolar, PQCC28, PLASTIC, LCC-28