W532
Frequency Multiplying, Peak Reducing EMI Solution
Table 1. Output Frequency Range Selection
Features
Output Range
• Cypress PREMIS™ family offering
• Generates an EMI optimized clocking signal at the
output
• Selectable frequency range and multiplication factor
• Single 1.25% or 5% center spread output
• Integrated loop filter components
• Operates with a 3.3V or 5V supply
• Low power CMOS design
OR2
OR1
(Multiplication Factor Selection)
0
0
1
1
0
1
0
1
reserved
15 MHz ≤ FIN ≤ 30 MHz
30 MHz ≤ FIN ≤ 60 MHz
60 MHz ≤ FIN ≤ 120 MHz
Table 2. Modulation Width Selection
• Available in 16-pin SOIC
MW
0
Output
Key Specifications
F
avg + 0.625% ≥ Fout ≥ Favg – 0.625%
Supply Voltages:........................................VDD = 3.3V ±0.3V
1
Favg + 2.5% ≥ Fout ≥ Favg – 2.5%
or VDD = 5V ±10%
Frequency Range: .........................15 MHz ≤ Fout ≤ 120 MHz
Cycle to Cycle Jitter: ......................................... 150 ps (typ.)
Output Duty Cycle: ............................... 40/60% (worst case)
Output Rise and Fall Time ................................... 5 ns (max.)
Table 3. Input Frequency Range Selection
IR2
0
IR1
0
Input Range
reserved
0
1
15 MHz ≤ FIN ≤ 30 MHz
30 MHz ≤ FIN ≤ 60 MHz
60 MHz ≤ FIN ≤ 120 MHz
1
0
1
1
Simplified Block Diagram
Pin Configuration
3.3V or 5.0V
SOIC
X1
X1
X2
VDD
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
XTAL
Input
X2
AVDD
*OR1
NC
IR1^
IR2^
Spread Spectrum
Output
(EMI suppressed)
W532
SSOUT
GND
AGND
^OR2
*SSON#
VDD
3.3V or 5.0V
MW*
Notes:
1. ^ pins have internal pull-up
2. * pins have internal pull-down
Oscillator or
Reference Input
X1
Spread Spectrum
W532
Output
(EMI suppressed)
PREMIS is a trademark of Cypress Semiconductor.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-07253 Rev. *A
Revised December 28, 2002