5秒后页面跳转
W183-5 PDF预览

W183-5

更新时间: 2024-11-08 22:14:55
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
8页 130K
描述
Full Feature Peak Reducing EMI Solution

W183-5 数据手册

 浏览型号W183-5的Datasheet PDF文件第2页浏览型号W183-5的Datasheet PDF文件第3页浏览型号W183-5的Datasheet PDF文件第4页浏览型号W183-5的Datasheet PDF文件第5页浏览型号W183-5的Datasheet PDF文件第6页浏览型号W183-5的Datasheet PDF文件第7页 
W183  
Full Feature Peak Reducing EMI Solution  
Features  
Table 1. Modulation Width Selection  
Cypress PREMIS™ family offering  
• Generates an EMI optimized clocking signal at the out-  
put  
• Selectable output frequency range  
• Single 1.25%, 3.75% down or center spread output  
• Integrated loop filter components  
• Operates with a 3.3 or 5V supply  
• Low power CMOS design  
W183  
W183-5  
Output  
SS%  
Output  
0
F
F F  
F + 0.625% F ≥  
in in  
– 0.625%  
in  
out  
in  
1.25%  
1
F
F F  
F
+ 1.875% F ≥  
–1.875%  
in  
out  
in  
in  
in  
3.75%  
Table 2. Frequency Range Selection  
• Available in 14-pin SOIC (Small Outline Integrated  
Circuit)  
FS2  
0
FS1  
0
Frequency Range  
Key Specifications  
28 MHz F 38 MHz  
IN  
0
1
38 MHz F 48 MHz  
Supply Voltages: ...........................................V = 3.3V±5%  
IN  
DD  
or V = 5V±10%  
DD  
1
0
46 MHz F 60 MHz  
IN  
Frequency Range: ............................ 28 MHz F 75 MHz  
in  
1
1
58 MHz F 75 MHz  
IN  
Crystal Reference Range:................. 28 MHz F 40 MHz  
in  
Cycle to Cycle Jitter: ....................................... 300 ps (max.)  
Selectable Spread Percentage: ....................1.25% or 3.75%  
Output Duty Cycle: ............................... 40/60% (worst case)  
Output Rise and Fall Time: .................................. 5 ns (max.)  
Simplified Block Diagram  
Pin Configuration  
3.3V or 5.0V  
SOIC  
FS2  
CLKIN or X1  
NC or X2  
GND  
REFOUT  
OE#  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
X1  
SSON#  
Reset  
VDD  
XTAL  
Input  
X2  
Spread Spectrum  
Output  
(EMI suppressed)  
W183  
GND  
40 MHz  
Max  
VDD  
SS%  
FS1  
CLKOUT  
8
3.3V or 5.0V  
Oscillator or  
Reference Input  
Spread Spectrum  
W183  
Output  
(EMI suppressed)  
PREMIS is a trademark of Cypress Semiconductor Corporation.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
July 25, 2000, rev.*B  

与W183-5相关器件

型号 品牌 获取价格 描述 数据表
W183G ETC

获取价格

MISCELLANEOUS CLOCK GENERATOR|CMOS|SOP|14PIN|PLASTIC
W183GT CYPRESS

获取价格

Clock Generator, 75MHz, CMOS, PDSO14, 0.150 INCH, PLASTIC, SOIC-14
W184 CYPRESS

获取价格

Six Output Peak Reducing EMI Solution
W184-5 CYPRESS

获取价格

Six Output Peak Reducing EMI Solution
W184-5H CYPRESS

获取价格

Clock Generator, 28MHz, CMOS, PDSO24, 0.209 INCH, MO-150AD, SSOP-24
W184-5HT CYPRESS

获取价格

Clock Generator, 28MHz, CMOS, PDSO24, 0.209 INCH, MO-150AD, SSOP-24
W184H CYPRESS

获取价格

Clock Generator, 28MHz, CMOS, PDSO24, SSOP-24
W184HT CYPRESS

获取价格

Clock Generator, 28MHz, CMOS, PDSO24, 0.209 INCH, MO-150AD, SSOP-24
W185 CYPRESS

获取价格

Six Output Peak Reducing EMI Solution
W185-5 CYPRESS

获取价格

Six Output Peak Reducing EMI Solution