5秒后页面跳转
W161H PDF预览

W161H

更新时间: 2024-11-22 10:50:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 光电二极管
页数 文件大小 规格书
10页 115K
描述
Processor Specific Clock Generator, 133MHz, CMOS, PDSO48, 0.300 INCH, MO-118AA, SSOP-48

W161H 数据手册

 浏览型号W161H的Datasheet PDF文件第2页浏览型号W161H的Datasheet PDF文件第3页浏览型号W161H的Datasheet PDF文件第4页浏览型号W161H的Datasheet PDF文件第5页浏览型号W161H的Datasheet PDF文件第6页浏览型号W161H的Datasheet PDF文件第7页 
PRELIMINARY  
W161  
133-MHz Spread Spectrum FTG for Pentium® II Platforms  
Spread Spectrum Modulation:..................................... 0.5%  
Features  
CPU to 3V66 Output Offset:............. 0.01.5 ns (CPU leads)  
• Maximized EMI Suppression using Cypress’s Spread  
Spectrum Technology  
3V66 to PCI Output Offset:.............. 1.53.0 ns (3V66 leads)  
CPU to IOAPIC Output Offset: ......... 1.54.0 ns (CPU leads)  
• Three copies of CPU outputs at 100 or 133 MHz  
• Three copies of 66-MHz output at 3.3V  
• Ten copies of PCI clocks at 33 MHz, 3.3V  
• Two copies of 14.318-MHz reference output at 3.3V  
• One copy of 48-MHz USB clock  
• One copy of CPU-divide-by-2 output as reference input  
to Direct Rambus™ Clock Generator (Cypress W134)  
• Available in 48-pin SSOP (300 mils)  
Table 1. Pin Selectable Frequency  
SEL133/100# SEL1 SEL0  
Function  
All outputs Three-State  
(Reserved)  
0
0
0
0
0
1
0
1
0
Active 100-MHz, 48-MHz  
PLL inactive  
0
1
1
Active 100-MHz, 48-MHz  
PLL active  
Key Specifications  
Supply Voltages:...................................... VDDQ2 = 2.5V±5%  
VDDQ3 = 3.3V±5%  
1
1
1
0
0
1
0
1
0
Test Mode  
(Reserved)  
CPU, CPUdiv2 Output Jitter:....................................... 250 ps  
CPU, CPUdiv2 Output Skew:...................................... 175 ps  
IOAPIC, 3V66 Output Skew:....................................... 250 ps  
PCI0:9 Output Skew: .................................................. 500 ps  
Duty Cycle: ................................................................... 45/55  
Active 133-MHz, 48-MHz  
PLL inactive  
1
1
1
Active 133-MHz, 48-MHz  
PLL active  
Pin Configuration[1]  
Block Diagram  
2
X1  
XTAL  
OSC  
GND  
REF0  
REF1  
VDDQ3  
X1  
X2  
GND  
PCI0  
PCI1  
VDDQ3  
PCI2  
PCI3  
PCI4  
PCI5  
GND  
PCI6  
PCI7  
VDDQ3  
PCI8  
PCI9  
GND  
3V66_0  
3V66_1  
3V66_2  
VDDQ3  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
REF_[0:1]  
X2  
2
VDDQ2  
IOAPIC  
GND  
VDDQ2  
CPUdiv2  
GND  
VDDQ2  
CPU2  
GND  
VDDQ2  
CPU1  
CPU0  
GND  
VDDQ3  
GND  
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
3
CPU_[0:2]  
÷2  
CPUdiv2  
SPREAD#  
SEL0  
PLL 1  
SEL1  
3
SEL133/100#  
3V66_[0:2]  
÷2/÷1.5  
PWRDWN#*  
SPREAD#*  
SEL1*  
9
SEL0*  
÷2  
PCI_[0:9]  
IOAPIC  
PWRDWN#  
VDDQ3  
48MHz  
GND  
SEL133/100#  
Power  
Down  
Logic  
÷2  
Note:  
1. Internal 250-kpull-up resistors present on inputs marked with *.  
Design should not rely solely on internal pull-up resistor to set I/O  
pins HIGH.  
Three-state  
Logic  
PLL2  
48MHz  
Pentium is a registered trademark of Intel Corporation. Direct Rambus is a trademark of Rambus, Inc.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07162 Rev. **  
Revised September 25, 2001  

与W161H相关器件

型号 品牌 获取价格 描述 数据表
W161HT CYPRESS

获取价格

Processor Specific Clock Generator, 133MHz, CMOS, PDSO48, 0.300 INCH, MO-118AA, SSOP-48
W161TSRSRC KINGBRIGHT

获取价格

Single Color LED, Super Bright Red, Water Clear, T-1 3/4, 5mm,
W162 CYPRESS

获取价格

Spread Aware⑩, Zero Delay Buffer
W162-09G ROCHESTER

获取价格

W162 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, 0.150
W162-09GT ROCHESTER

获取价格

W162 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, 0.150
W162-09GT CYPRESS

获取价格

PLL Based Clock Driver, W162 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150
W162-09H CYPRESS

获取价格

PLL Based Clock Driver, W162 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150
W162-19 CYPRESS

获取价格

Clock Driver, CMOS, PDSO16,
W162-19G ETC

获取价格

NINE DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|16PIN|PLASTIC
W163 CYPRESS

获取价格

Spread Aware⑩, Zero Delay Buffer