5秒后页面跳转
W152-1GT PDF预览

W152-1GT

更新时间: 2024-11-06 04:00:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
8页 145K
描述
PLL Based Clock Driver, W152 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, SOIC-16

W152-1GT 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.7系列:W152
输入调节:MUXJESD-30 代码:R-PDSO-G16
长度:9.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:16实输出次数:8
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.215 ns座面最大高度:1.75 mm
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:3.9 mm最小 fmax:140 MHz
Base Number Matches:1

W152-1GT 数据手册

 浏览型号W152-1GT的Datasheet PDF文件第2页浏览型号W152-1GT的Datasheet PDF文件第3页浏览型号W152-1GT的Datasheet PDF文件第4页浏览型号W152-1GT的Datasheet PDF文件第5页浏览型号W152-1GT的Datasheet PDF文件第6页浏览型号W152-1GT的Datasheet PDF文件第7页 
W152  
Spread Aware™, Eight Output Zero Delay Buffer  
Output to Output Skew: Between Banks.....................215 ps  
Features  
Output to Output Skew: Within Banks  
• Spread Aware™—designed to work with SSFTG  
reference signals  
• Two banks of four outputs each  
• Configuration options to halve, double, or quadruple  
the reference frequency refer to Table 1 to determine  
the specific option which meets your multiplication  
needs  
(Refer to Figure 4)...................................................100 ps  
Total Timing Budget Impact:........................................555 ps  
Max. Phase Error Variation:.......................................±225 ps  
Tracking Skew:..........................................................±130 ps  
Table 1. Configuration Options  
• Outputs may be three-stated  
Device  
W152-1/11[1]  
W152-2/12[2]  
W152-2/12[2]  
W152-3  
Feedback Signal  
QA0:3 or QB0:3  
QA0:3  
QA0:3  
REFx1  
REFx1  
REFx2  
REFx2  
REFx4  
REFx2  
QB0:3  
REFx1  
REF/2  
REFx1  
REFx1  
REFx2  
REFx2  
• Available in 16-pin SOIC package  
• Extra strength output drive available (-11/-12 versions)  
• Contact factory for availability information on 16-pin  
TSSOP  
QB0:3  
Key Specifications  
QA0:3  
Operating Voltage: ............................................... 3.3V±10%  
Operating Range: ................... 15 MHz < fOUTQA < 140 MHz  
Cycle-to-Cycle Jitter: (Refer to Figure 3) .................... 225 ps  
W152-3  
QB0:3  
W152-4  
QA0:3 or QB0:3  
Notes:  
1. W152-11 has stronger output drive than the W152-1.  
2. W152-12 has stronger output drive than the W152-2.  
Cycle-to-Cycle Jitter: Frequency Range  
25 to140 MHz ......................................................... 125 ps  
Block Diagram  
Pin Configuration  
(present on the -3 and -4 only)  
FBIN  
REF  
÷2  
PLL  
REF  
QA0  
QA1  
VDD  
GND  
QB0  
QB1  
SEL1  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
FBIN  
QA3  
QA2  
VDD  
GND  
QB3  
QB2  
SEL0  
MUX  
QA0  
QA1  
QA2  
SEL0  
SEL1  
QA3  
÷2  
QB0  
QB1  
QB2  
QB3  
(present on the -2, -12, and -3 only)  
Spread Aware is a trademark of Cypress Semiconductor Corporation.  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07148 Rev. *A  
Revised December 14, 02  

与W152-1GT相关器件

型号 品牌 获取价格 描述 数据表
W152-1X CYPRESS

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16, 4.40 MM, TSS
W152-2G CYPRESS

获取价格

PLL Based Clock Driver, W152 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO16,
W152-2X ETC

获取价格

Eight Distributed-Output Clock Driver
W152-2XT CYPRESS

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM, TSSOP-16
W152-3G ETC

获取价格

EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|16PIN|PLASTIC
W152-3GT CYPRESS

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, SOIC-1
W152-3X ETC

获取价格

Eight Distributed-Output Clock Driver
W152-4 CYPRESS

获取价格

Clock Driver, CMOS, PDSO16,
W152-4G ETC

获取价格

EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|CMOS|SOP|16PIN|PLASTIC
W152-4GT CYPRESS

获取价格

PLL Based Clock Driver, 8 True Output(s), 0 Inverted Output(s), PDSO16, 0.150 INCH, SOIC-1