5秒后页面跳转
VSC9142UK PDF预览

VSC9142UK

更新时间: 2024-02-08 04:46:52
品牌 Logo 应用领域
VITESSE /
页数 文件大小 规格书
42页 441K
描述
Clock Recovery Circuit, 1-Func, PBGA320, TBGA-320

VSC9142UK 技术参数

生命周期:Transferred零件包装代码:BGA
包装说明:LBGA,针数:320
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.82JESD-30 代码:S-PBGA-B320
长度:25 mm功能数量:1
端子数量:320最高工作温度:90 °C
最低工作温度:-24 °C封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE认证状态:Not Qualified
座面最大高度:1.55 mm标称供电电压:1.8 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH CLOCK RECOVERY CIRCUIT
温度等级:OTHER端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
宽度:25 mmBase Number Matches:1

VSC9142UK 数据手册

 浏览型号VSC9142UK的Datasheet PDF文件第2页浏览型号VSC9142UK的Datasheet PDF文件第3页浏览型号VSC9142UK的Datasheet PDF文件第4页浏览型号VSC9142UK的Datasheet PDF文件第5页浏览型号VSC9142UK的Datasheet PDF文件第6页浏览型号VSC9142UK的Datasheet PDF文件第7页 
VITESSE  
SEMICONDUCTOR CORPORATION  
Preliminary Datasheet  
STS-48c Packet/ATM Over SONET/SDH Device  
With Integrated Mux/Demux and Clock and Data Recovery  
VSC9142  
Features  
• Dual Mode STS-48c/STM-16c to Packet/  
ATM Framing Device for User Network  
• Programmable Packet/Cell Filtering and Dis-  
carding Functionalities  
Interface and Network Node Interface Appli-  
cations  
• Industry Compliant Drop Side Packet/Cell  
Interface for Single-PHY Applications  
• Integrated 2.5 Gbps Clock and Data Recov-  
ery and Serial Clock and Data Output with  
Power-Down Feature  
• 4-bit OIF Compliant Line Interface to be used-  
for STS-192 applications  
• +1.8V and +3.3V Power Supplies  
• Selectable Reference Clock Frequencies and  
Sources for Transmit and Receive datapaths  
• Compliant with SONET and SDH Require-  
ments as Stated in ANSI T1.105, Bellcore  
GR-253-CORE and ITU-T G.707 Documents  
• Terminates and Generates Full SONET/SDH  
Section, Line, and Path Layers  
• Compliant with PPP in HDLC-like Framing  
and Mapping into SONET/SDH as Defined in  
IETF RDFC 1619/1661/1662/2615  
• Dedictated Ports for Section/Line Overhead  
Access (Extraction/Insertion)  
• Extensive SONET/Packet/Cell Performance  
Monitoring Features  
VSC9142 Block Diagram  
Transport Overhead Insertion  
TLPRTY4+/-  
TLOUT4[3..0]+/-  
TLCLKOUT4+/-  
TLCLK4+/-  
JTAG  
TOAP  
TFCLK  
TFCLKO  
TENB  
MUX  
DTPA  
TSOP  
TPRTY  
TDAT[31..0]  
TMOD[1..0]  
TEOP  
TLOUTSER+/-  
TLCLKSER+/-  
CMUREFCLK+/-  
CMUFILTER+/-  
CMULOCKDET  
CMUREFDET  
Section  
Generation  
TSOP  
Line  
Generation  
TLOP  
Path  
Generation  
TPOP  
Packet/ATM  
Mapping  
TPP/TACP  
CMU  
+
MUX  
TERR  
CMUREFSEL[1..0]  
LOOPTIMING  
RFCLK  
RFCLKO  
RENB  
RVAL  
RSOP  
RPRTY  
RDAT[31..0]  
RMOD[1..0]  
REOP  
Section  
Trace Buffer  
SSTB  
Path  
Trace Buffer  
SPTB  
CLKRSTEN  
PHY  
RLINSER+/-  
RLINSERCNTR  
CRUREFCLK+/-  
CRUFILTER+/-  
CRULOCKDET  
CRUREFDET  
CRUREFSEL[1..0]  
CRUREFOUTSEL  
CRURECCLK+/-  
CRU  
+
DMX  
Section  
Termination  
RSOP  
Line  
Termination  
RLOP  
Path  
Termination  
RPOP  
Packet/ATM  
Demapping  
RPP/RACP  
RERR  
PIF/UIF  
RLPRTY4+/-  
RLIN4[3..0]+/-  
RLCLK4+/-  
DMX  
Transport Overhead Extraction  
GPIO[7..0]  
PMTICK  
BERM  
CPU  
ROAP  
G52319-0, Rev. 3.1  
6/12/00  
VITESSE SEMICONDUCTOR CORPORATION  
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896  
Page 1  

与VSC9142UK相关器件

型号 品牌 描述 获取价格 数据表
VSC9180 VITESSE VSC9180 Arapahoe - 2.5G SONET/SDH Backplane Transceiver

获取价格

VSC9180UV MICROSEMI Telecom IC,

获取价格

VSC9182 VITESSE VSC9182 - 40G STS-1 Time Slot Interchange

获取价格

VSC9182UG VITESSE TELECOM, DIGITAL TIME SWITCH, PBGA480, 37.50 MM, HEAT SINK, TBGA-480

获取价格

VSC9182-UG MICROSEMI Digital Time Switch, PBGA480, TBGA-480

获取价格

VSC9182XX VITESSE Digital Time Switch, PBGA480, 37.50 MM, TBGA-480

获取价格