Datasheet > VP2106

VP2106

更新时间： 2023-12-06 20:11:18

品牌	Logo	应用领域
美国微芯 - MICROCHIP		/
页数	文件大小	规格书
5页	629K
描述
This enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and well-prove

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

VP2106 数据手册

VP2106

Supertex inc.

P-Channel Enhancement-Mode

Vertical DMOS FETs

Features

General Description

► Free from secondary breakdown

► Low power drive requirement

► Ease of paralleling

This enhancement-mode (normally-off) transistor utilizes

a vertical DMOS structure and Supertex’s well-proven,

silicon-gate manufacturing process. This combination

produces a device with the power handling capabilities

of bipolar transistors and the high input impedance and

positive temperature coefﬁcient inherent in MOS devices.

Characteristic of all MOS structures, this device is free

from thermal runaway and thermally-induced secondary

breakdown.

► Low C_ISSand fast switching speeds

► Excellent thermal stability

► Integral source-drain diode

► High input impedance and high gain

Applications

► Motor controls

► Converters

Supertex’s vertical DMOS FETs are ideally suited to a

wide range of switching and amplifying applications where

very low threshold voltage, high breakdown voltage, high

input impedance, low input capacitance, and fast switching

speeds are desired.

► Ampliﬁers

► Switches

► Power supply circuits

► Drivers (relays, hammers, solenoids, lamps, memories,

displays, bipolar transistors, etc.)

Ordering Information

Product Summary

Part Number

Package Option

Packing

R_DS(ON)

I_D(ON)

BV_DSS/BV_DGS

(max)

(min)

VP2106N3-G

TO-92

1000/Bag

VP2106N3-G P002

VP2106N3-G P003

VP2106N3-G P005

VP2106N3-G P013

VP2106N3-G P014

-60V

12Ω

-500mA

TO-92

2000/Reel

Pin Conﬁguration

-G denotes a lead (Pb)-free / RoHS compliant package.

Contact factory for Wafer / Die availablity.

Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.

DRAIN

SOURCE

Absolute Maximum Ratings

Parameter

Value

GATE

Drain-to-source voltage

Drain-to-gate voltage

BV_DSS

BV_DGS

±20V

TO-92

Gate-to-source voltage

Product Marking

Operating and storage temperature

-55^OC to +150^OC

SiVP

2 1 0 6

YYWW

YY = Year Sealed

Absolute Maximum Ratings are those values beyond which damage to the device may

occur. Functional operation under these conditions is not implied. Continuous operation

of the device at the absolute rating level may affect device reliability. All voltages are

referenced to device ground.

WW = Week Sealed

= “Green” Packaging

Package may or may not include the following marks: Si or

Typical Thermal Resistance

TO-92

Package

θ_ja

TO-92

132^OC/W

Doc.# DSFP-VP2106

C082313

Supertex inc.

www.supertex.com

12 3 4 5

下载PDF

与VP2106相关器件

型号	品牌	描述	获取价格	数据表
VP2106N3	SUPERTEX	P-Channel Enhancement-Mode Vertical DMOS FETs	获取价格
VP2106N3-G	SUPERTEX	Small Signal Field-Effect Transistor, 0.25A I(D), 60V, 1-Element, P-Channel, Silicon, Meta	获取价格
VP2106N3-GP002	MICROCHIP	SMALL SIGNAL, FET	获取价格
VP2106N3-GP003	MICROCHIP	Small Signal Field-Effect Transistor,	获取价格
VP2106N3-GP005	MICROCHIP	Small Signal Field-Effect Transistor,	获取价格
VP2106N3-GP013	MICROCHIP	SMALL SIGNAL, FET	获取价格