Datasheet > VN2460N3-P003

VN2460N3-P003

更新时间： 2024-11-09 00:53:47

品牌	Logo	应用领域
超科 - SUPERTEX		/
页数	文件大小	规格书
7页	565K
描述
N-Channel Enhancement-Mode Vertical DMOS FETs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

VN2460N3-P003 数据手册

VN2460

N-Channel Enhancement-Mode

Vertical DMOS FETs

Features

General Description

► Free from secondary breakdown

► Low power drive requirement

► Ease of paralleling

► Low C_ISSand fast switching speeds

► Excellent thermal stability

► Integral source-drain diode

This enhancement-mode (normally-off) transistor utilizes a

vertical DMOS structure and Supertex’s well-proven silicon-gate

manufacturing process. This combination produces a device with

the power handling capabilities of bipolar transistors and with

the high input impedance and positive temperature coefﬁcient

inherent in MOS devices. Characteristic of all MOS structures,

this device is free from thermal runaway and thermally induced

secondary breakdown.

► High input impedance and high gain

Applications

Supertex’s vertical DMOS FETs are ideally suited to a wide range

of switching and amplifying applications where high breakdown

voltage, high input impedance, low input capacitance, and fast

switching speeds are desired.

► Motor controls

► Converters

► Ampliﬁers

► Switches

► Power supply circuits

► Drivers (relays, hammers, solenoids, lamps,

memories, displays, bipolar transistors, etc.)

Ordering Information

Package Options

Device

R_DS(ON)

I_D(ON)

BV_DSS/BV_DGS

(max)

(Ω)

(min)

(mA)

TO-243AA

(V)

TO-92

(SOT-89)

VN2460

VN2460N3-G

VN2460N8-G

600

250

-G indicates package is RoHS compliant (‘Green’)

Pin Conﬁgurations

DRAIN

SOURCE

Absolute Maximum Ratings

Parameter

SOURCE

DRAIN

GATE

Value

BV_DSS

GATE

TO-92 (N3)

TO-243AA (SOT-89) (N8)

Drain-to-source voltage

Drain-to-gate voltage

Product Marking

BV_DGS

SiVN

2 4 6 0

Y YWW

YY = Year Sealed

WW = Week Sealed

= “Green” Packaging

Gate-to-source voltage

±20V

Operating and storage temperature

Soldering temperature^*

-55°C to +150°C

+300°C

Package may or may not include the following marks: Si or

TO-92 (N3)

Absolute Maximum Ratings are those values beyond which damage to the device

may occur. Functional operation under these conditions is not implied. Continuous

operation of the device at the absolute rating level may affect device reliability. All

voltages are referenced to device ground.

W = Code for week sealed

VN4FW

= “Green” Packaging

Package may or may not include the following marks: Si or

TO-243AA (SOT-89) (N8)

Distance of 1.6mm from case for 10 seconds.

● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com

12 3 4 5 6 7

中文翻译

下载PDF

与VN2460N3-P003相关器件

型号	品牌	获取价格	描述	数据表
VN2460N3-P003-G	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N3-P013	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N3-P013-G	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N3-P014	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N3-P014-G	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N8	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N8-G	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460N8VN2460N3-G	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN2460NW	SUPERTEX	获取价格	N-Channel Enhancement-Mode Vertical DMOS FETs
VN24A19000J0G	AMPHENOL	获取价格	Barrier Strip Terminal Block

与VN2460N3-P003相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

21
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

20
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

44
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

38

产品中心

服务支持

精选活动

关于我们

帮助中心

VN2460N3-P003

VN2460N3-P003 数据手册

与VN2460N3-P003相关器件

与VN2460N3-P003相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

VN2460N3-P003

VN2460N3-P003 数据手册

与VN2460N3-P003相关器件

与VN2460N3-P003相关文章

您还可以找

您在本页遇到什么问题？