Datasheet > VG4616321B

VG4616321B

更新时间： 2024-11-06 22:16:03

品牌	Logo	应用领域
世界先进 - VML		/
页数	文件大小	规格书
82页	1377K
描述
262,144x32x2-Bit CMOS Synchronous Graphic RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

VG4616321B 数据手册

VG4616321B/VG4616322B

262,144x32x2-Bit

Preliminary

CMOS Synchronous Graphic RAM

VIS

Overview

The VG4616321(2) SGRAM is a high-speed CMOS synchronous graphics RAM containing 16M bits. It

is internally configured as a dual 256K x 32 DRAM with a synchronous interface (all signals are registered on

the positive edge of the clock signal, CLK). Each of the 256K x 32 bit banks is organized as 1024 rows by

256 columns by 32 bits. Read and write accesses to the SGRAM are burst oriented; accesses start at a

selected location and continue for a programmed number of locations in a programmed sequence. Accesses

begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The VG4616321(2) provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page,

with burst termination option. An Auto Precharge function may be enabled to provide a self-timed row pre-

charge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh

are easy to use. In addition, it features the write per bit and the masked block write functions.

By having a programmable Mode register and special mode register, the system can choose the best

suitable modes to maximize its performance. These devices are well suited for applications requiring high

memory bandwidth, and when combined with special graphics functions result in a device particularly well

suited to high performance graphics applications.

Features

• Fast access time from clock: 4.5/5/5.5ns

• Fast clock rate: 200/166/143 MHz

• Fully synchronous operation

• Internal pipelined architecture

• Dual internal banks(256K x 32-bit x 2-bank)

• Programmable Mode and Special Mode registers

- CAS Latency: 1, 2, or 3

- Burst Length: 1, 2, 4, 8, or full page

- Burst Type: interleaved or linear burst

- Burst Read Single Write

- Load Color or Mask register

• Burst stop function

• Individual byte controlled by DQM0-3

• Block write and write-per-bit capability

• Auto Refresh and Self Refresh

• 2048 refresh cycles/32ms

• Single + 3.3V ±0.3V power supply

• Input Reference Voltage : Vref = 1.5V ± 0.2V

• Interface: LVTTL and SSTL_3

• JEDEC 100-pin Plastic QFP package

Document:1G5-0145

Rev.1

Page1

12 3 4 5 6 7...82

中文翻译

下载PDF

与VG4616321B相关器件

型号	品牌	获取价格	描述	数据表
VG4616321BQ-5	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616321BQ-5R	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616321BQ-6	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616321BQ-6R	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616321BQ-7	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616321BQ-7R	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-5	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-5R	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-6	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM
VG4616322BQ-6R	VML	获取价格	262,144x32x2-Bit CMOS Synchronous Graphic RAM

与VG4616321B相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

VG4616321B

VG4616321B 数据手册

与VG4616321B相关器件

与VG4616321B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

VG4616321B

VG4616321B 数据手册

与VG4616321B相关器件

与VG4616321B相关文章

您还可以找

您在本页遇到什么问题？