V-Data
VDS6616A4A
1M x 16 Bit x 4 Banks
Synchronous DRAM
General Description
Features
•JEDEC standard LVTTL 3.3V power supply
•MRS Cycle with address key programs
The VDS6616A4A are four-bank Synchronous
DRAMs organized as 1,048,576 words x 16 bits x 4
banks,
-CAS Latency (2 & 3)
Synchronous design allows precise cycle control
with the use of system clock I/O transactions are
possible on every clock cycle.
Range of operating frequencies, programmable
burst length and programmable latencies allow the
same device to be useful for a variety of high
bandwidth high performance memory system
applications
-Burst Length (1,2,3,8,& full page)
-Burst Type (sequential & Interleave)
•4 banks operation
•All inputs are sampled at the positive edge of
the system clock
•Burst Read single write operation
•Auto & Self refresh
•4096 refresh cycle
•DQM for masking
•Package:54-pins 400 mil TSOP-Type II
Ordering Information.
Part No.
Frequency
200Mhz
166Mhz
143Mhz
133Mhz
Interface
Package
VDS6616A4A-5
VDS6616A4A-6
VDS6616A4A-7
VDS6616A4A-7.5
LVTTL
LVTTL
LVTTL
LVTTL
400mil 54pin TSOPII
400mil 54pin TSOPII
400mil 54pin TSOPII
400mil 54pin TSOPII
Pin Assignment
V
DD
1
2
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
Vss
DQ0
DQ15
V
DDQ
3
VssQ
DQ1
DQ2
4
DQ14
DQ13
5
V
SS
6
VDDQ
DQ3
DQ4
7
DQ12
DQ11
8
V
DDQ
9
VSSQ
DQ5
DQ6
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
DQ10
DQ9
V
SSQ
VDDQ
DQ7
DQ8
V
DD
VSS
LDQM
/WE
/CAS
/RAS
/CS
NC
UDQM
CLK
CKE
NC
A11
A9
BA0
BA1
A10/AP
A0
A8
A7
A1
A6
A2
A5
A3
A4
V
DD
VSS
54-pin plastic TSOP II 400 mil
Rev 1.1 April, 2001
1