5秒后页面跳转
VCT1000B PDF预览

VCT1000B

更新时间: 2024-09-18 03:20:27
品牌 Logo 应用领域
西迪斯 - CTS /
页数 文件大小 规格书
8页 128K
描述
Dual Input Timing Module

VCT1000B 技术参数

生命周期:Obsolete零件包装代码:DMA
包装说明:DIP, DIP18,1.6,200针数:18
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.84JESD-30 代码:S-XDMA-P18
端子数量:18最高工作温度:70 °C
最低工作温度:封装主体材料:UNSPECIFIED
封装代码:DIP封装等效代码:DIP18,1.6,200
封装形状:SQUARE封装形式:MICROELECTRONIC ASSEMBLY
电源:5 V认证状态:Not Qualified
子类别:Clock Generators最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子形式:PIN/PEG
端子节距:5.08 mm端子位置:DUAL
uPs/uCs/外围集成电路类型:MICROPROCESSOR CIRCUIT

VCT1000B 数据手册

 浏览型号VCT1000B的Datasheet PDF文件第2页浏览型号VCT1000B的Datasheet PDF文件第3页浏览型号VCT1000B的Datasheet PDF文件第4页浏览型号VCT1000B的Datasheet PDF文件第5页浏览型号VCT1000B的Datasheet PDF文件第6页浏览型号VCT1000B的Datasheet PDF文件第7页 
Stratum III Timing Module : VCT1000B  
Application: Dual Input Timing Module  
1.0  
DESCRIPTION AND APPLICATION  
The VCT1000B is a hitless-switching dual-input stratum 3 low jitter timing module with status  
outputs and alarms. Dual 8 kHz references are independently selected to lock a digital phase  
lock loop resulting in excellent long and short-term stability. Two control inputs are used to  
steer the state machine decisions for the operation of the module. The state machine will enter  
and maintain the operation in the free run, holdover, or locked condition. The state machine  
operates under the requirements of section 3.4 of the Telcordia GR-1244-CORE. Four status  
pins indicate the condition, which the unit is operating, and two alarm outputs indicate the loss of  
lock and holdover or free run operation. The signal outputs are the low jitter oscillator output  
and the divided 8kHz output. Input phase rearrangement allows the output to remain hitless upon  
the switching of the references, regardless of input phase. Dimensions are 2” x 2” x 0.55”. A  
state machine is used to assure that switching to a bad reference is not allowed, and that both  
references are qualified.  
Ref 1  
Alarm  
Out  
System  
Control and  
State Machine  
Main Status Alarm  
CNTL A  
CNTL B  
Ref 2  
Free Run  
Holdover  
Loss of  
Lock  
Alarm  
System control lines to all blocks  
8 kHz  
Output  
Buffer  
Buffer  
Divider  
Input Buffer  
Phase  
Alignment  
Reference  
Qualification  
REF 1  
8 kHz  
Phase  
Hitless  
Detector  
Switching  
MUX  
19.440  
MHz  
Holdover  
History and  
Digital  
Output  
Input Buffer  
Phase  
Alignment  
Reference  
Qualification  
REF 2  
8 kHz  
Divider  
Filtering  
Stratum  
III OCXO  
DAC  
Figure 1 VCT1000B Block Diagram  
Page 1 of 8  
Rev. “5” 1/20/04  

与VCT1000B相关器件

型号 品牌 获取价格 描述 数据表
VCT2000A CTS

获取价格

LVPECL Output-Dual Input Clock Generator
VCT2001A CTS

获取价格

HCMOS Output-Dual Input Clock Generator
VCT2001A77.760MHZ CTS

获取价格

Clock Generator
VCT28 HAMMOND

获取价格

Chemin de cables pour cables verticaux
VCT3801A MICRONAS

获取价格

Video/Controller/Teletext IC Family
VCT3801ACL TDK

获取价格

Teletext Decoder, CPGA257, CERAMIC, PGA-257
VCT3802A MICRONAS

获取价格

Video/Controller/Teletext IC Family
VCT3802ACL TDK

获取价格

Teletext Decoder, CPGA257, CERAMIC, PGA-257
VCT3802APP TDK

获取价格

Teletext Decoder, PDIP64, PLASTIC, SDIP-64
VCT3802BQH TDK

获取价格

Teletext Decoder, PQFP128, PLASTIC, MQFP-128