Datasheet > V7N103

V7N103

更新时间： 2024-11-22 14:55:15

品牌	Logo	应用领域
威世 - VISHAY		/
页数	文件大小	规格书
5页	178K
描述
Surface-Mount TMBS? (Trench MOS Barrier Schottky) Rectifier

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

V7N103 数据手册

V7N103

Vishay General Semiconductor

www.vishay.com

Surface-Mount TMBS^®(Trench MOS Barrier Schottky) Rectifier

FEATURES

Available

• Low profile package - typical height of 0.88 mm

• Leadless DFN package with side-wettable

flanks suitable for customer AOI (Automatic

Optical Inspection)

• Trench MOS Schottky technology

• Low power losses, high efficiency

• Low forward voltage drop

DFN3820A

• Meets MSL level 1, per J-STD-020, LF maximum peak

of 260 °C

LINKS TO ADDITIONAL RESOURCES

• AEC-Q101 qualified available

- Automotive ordering code; base P/NHM3

• Compatible to SMP (DO-220AA) package case outline

EDA / CAD

Documents

Packages

Marking

Application

Notes

• Material categorization: for definitions of compliance

please see www.vishay.com/doc?99912

PRIMARY CHARACTERISTICS

TYPICAL APPLICATIONS

I_F(AV)

7 A

100 V

For use in low voltage, high frequency inverters,

freewheeling, DC/DC converters, and polarity protection

applications.

V_RRM

I_FSM

120 A

V_Fat I_F= 3.5 A (T_J= 125 °C)

T_Jmax.

0.45 V

150 °C

DFN3820A

Single

MECHANICAL DATA

Case: DFN3820A

Package

Circuit configuration

Molding compound meets UL 94 V-0 flammability rating

Base P/N-M3

halogen-free, RoHS-compliant, and

commercial grade

Base P/NHM3

- halogen-free, RoHS-compliant, and

AEC-Q101 qualified

Terminals: matte tin plated leads, solderable per

J-STD-002 and JESD 22-B102

M3 and HM3 suffix meet JESD 201 class 2 whisker test

Polarity: color band denotes the cathode end

MAXIMUM RATINGS (T_A= 25 °C unless otherwise noted)

PARAMETER

SYMBOL

V7N103

V7G

100

UNIT

Device marking code

Maximum repetitive peak reverse voltage

V_RRM

(1)

I_F(AV)

Maximum average forward rectified current (fig. 1)

(2)

I_F(AV)

2.2

Peak forward surge current 8.3 ms single half sine-wave

superimposed on rated load

I_FSM

120

(3)

Operating junction temperature range

Storage temperature range

T_J

-40 to +150

-55 to +150

°C

T_STG

Notes

(1)

(2)

(3)

With infinite heatsink

Free air, mounted on FR4 PCB, 2 oz., standard footprint

The heat generated must be less than the thermal conductivity from junction-to-ambient: dP_D/dT_J< 1/R_θJA

Revision: 10-Nov-2023

Document Number: 98444

For technical questions within your region: DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

12 3 4 5

中文翻译

下载PDF

与V7N103相关器件

型号	品牌	获取价格	描述	数据表
V7N121-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N122-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N151-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N152-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N181-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N182-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N221-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N222-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N271-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS
V7N272-J-10	SUPERWORLD	获取价格	HIGH VOLTAGE CHIP CAPACITORS

与V7N103相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

27
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

19
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

47

产品中心

服务支持

精选活动

关于我们

帮助中心

V7N103

V7N103 数据手册

与V7N103相关器件

与V7N103相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

V7N103

V7N103 数据手册

与V7N103相关器件

与V7N103相关文章

您还可以找

您在本页遇到什么问题？