SM320DM642-EP
Video/Imaging Fixed Point Digital Signal Processor
www.ti.com
SGUS058B–JUNE 2007–REVISED JANUARY 2008
1 SM320DM642 Video/Imaging Fixed-Point Digital Signal Processor
1.1 Features
–
VelociTI.2™ Increased Orthogonality
•
Controlled Baseline
One Assembly/Test/Fabrication Site
•
L1/L2 Memory Architecture
–
–
–
–
128K Bit (16K Byte) L1P Program Cache
(Direct Mapped)
128K Bit (16K Byte) L1D Data Cache (2-Way
Set-Associative)
2M Bit (256K Byte) L2 Unified Mapped
RAM/Cache (Flexible RAM/Cache
Allocation)
•
Enhanced Diminishing Manufacturing Sources
(DMS) Support
•
•
•
Enhanced Product-Change Notification
Qualification Pedigree(1)
High-Performance Digital Media Processor
–
2 ns, 1.67 ns, 1.39 ns Instruction Cycle
Time
•
Endianess: Little Endian, Big Endian
–
–
–
500 MHz, 600 MHz, 720 MHz Clock Rate
(500/600 MHz devices are product preview
only)
64 Bit External Memory Interface (EMIF)
Glueless Interface to Asynchronous
Memories (SRAM and EPROM) and
Synchronous Memories (SDRAM, SBSRAM,
ZBT SRAM, and FIFO)
–
–
–
Eight 32-Bit Instructions/Cycle
4000 MIPS, 4800 MIPS, 5760 MIPS
Fully Software-Compatible With C64x™
•
•
•
1024M-Byte Total Addressable External
Memory Space
•
VelociTI.2™ Extensions to VelociTI™
Advanced Very Long Instruction Word (VLIW)
TMS320C64x™ DSP Core
Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
–
Eight Highly Independent Functional Units
With VelociTI.2™ Extensions:
10/100 Mbps Ethernet MAC (EMAC)
–
–
–
IEEE 802.3 Compliant
Media Independent Interface (MII)
Eight Independent Transmit (TX) Channels
and One Receive (RX) Channel
•
Six ALUs (32/40 Bit), Each Supports
Single 32 Bit, Dual 16 Bit, or Quad 8 Bit
Arithmetic per Clock Cycle
•
Two Multipliers Support Four 16 × 16-Bit
Multiplies (32 Bit Results) per Clock
Cycle or Eight 8 × 8 Bit Multiplies (16 Bit
Results) per Clock Cycle
•
•
Management Data Input/Output (MDIO)
Three Configurable Video Ports
–
Provide a Glueless I/F to Common Video
Decoder and Encoder Devices
Supports Multiple Resolutions/Video Stds
–
Load-Store Architecture With Non-Aligned
Support
–
–
–
–
64 32-Bit General-Purpose Registers
Instruction Packing Reduces Code Size
All Instructions Conditional
•
VCXO Interpolated Control Port (VIC)
Supports Audio/Video Synchronization
–
•
•
Host Port Interface (HPI) [32/16 Bit]
•
Instruction Set Features
32 Bit/66 MHz, 3.3-V Peripheral Component
Interconnect (PCI) Master/Slave Interface
Conforms to PCI Specification 2.2
–
–
–
–
Byte Addressable (8/16/32/64 Bit Data)
8-Bit Overflow Protection
Bit Field Extract, Set, Clear
•
Multichannel Audio Serial Port (McASP)
Normalization, Saturation, Bit-Counting
–
–
Eight Serial Data Pins
Wide Variety of I2S and Similar Bit Stream
Format
(1) Component qualification in accordance with JEDEC and
industry standards to ensure reliable operation over an
extended temperature range. This includes, but is not limited
to, Highly Accelerated Stress Test (HAST) or biased 85/85,
temperature cycle, autoclave or unbiased HAST,
–
Integrated Digital Audio I/F Transmitter
Supports S/PDIF, IEC60958-1, AES-3,
CP-430 Formats
electromigration, bond intermetallic life, and mold compound
life. Such qualification testing should not be viewed as
justifying use of this component beyond specified
performance and environmental limits.
•
Inter-Integrated Circuit (I2C Bus™)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
C64x, VelociTI.2, VelociTI, TMS320C64x, C6000, TMS320C6000, DM64x, C62x, TMS320C62x, TMS320C67x, Code Composer Studio,
DSP/BIOS, XDS, TMS320 are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2007–2008, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
5秒后页面跳转
MBRS340T3G手册解读：参数说明、产品特性及应用
PMOS管背靠背连接：串联还是并联？
高压电解电容的分类与选型策略
数码管：基本概念、分类、技术发展及市场趋势
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
替代型号
如果您发现信息不准确，
