5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> V62/04673-01XE
V62/04673-01XE PDF预览

V62/04673-01XE

更新时间： 2024-09-29 12:17:03
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件信息通信管理
页数 文件大小 规格书
9页 432K
描述
3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

V62/04673-01XE 技术参数

是否无铅：含铅是否Rohs认证：符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP-20针数：20
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.38Is Samacsys：N
控制类型：ENABLE LOW/HIGH系列：LVT
JESD-30 代码：R-PDSO-G20JESD-609代码：e4
长度：6.5 mm负载电容（CL）：50 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.064 A
湿度敏感等级：1位数：4
功能数量：2端口数量：2
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP20,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：3.3 VProp。Delay @ Nom-Sup：3.5 ns
传播延迟（tpd）：3.9 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：4.4 mm
Base Number Matches：1

V62/04673-01XE 数据手册

 浏览型号V62/04673-01XE的Datasheet PDF文件第2页浏览型号V62/04673-01XE的Datasheet PDF文件第3页浏览型号V62/04673-01XE的Datasheet PDF文件第4页浏览型号V62/04673-01XE的Datasheet PDF文件第5页浏览型号V62/04673-01XE的Datasheet PDF文件第6页浏览型号V62/04673-01XE的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈꢃ ꢉꢊ ꢋꢌ  
ꢍ ꢎꢍ ꢊꢅ ꢏꢐꢆ ꢑ ꢒꢆꢏꢄ ꢐꢓꢔ ꢔ ꢋꢕ ꢖꢗ ꢕ ꢘꢅ ꢋ ꢕ  
ꢙ ꢘꢆ ꢇ ꢍ ꢊꢀꢆꢏꢆ ꢋ ꢑ ꢓꢆ ꢌꢓ ꢆꢀ  
SCBS767 − NOVEMBER 2003  
D
D
Controlled Baseline  
− One Assembly/Test Site, One Fabrication  
Site  
D
D
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
D
D
D
Enhanced Product-Change Notification  
D
D
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
†
Qualification Pedigree  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Supports Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With 3.3-V  
V
)
CC  
D
D
Supports Unregulated Battery Operation  
Down to 2.7 V  
PW PACKAGE  
(TOP VIEW)  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
= 3.3 V, T = 25°C  
CC  
A
19 2OE  
18 1Y1  
†
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, Highly  
Accelerated Stress Test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life. Such qualification  
testing should not be viewed as justifying use of this component  
beyond specified performance and environmental limits.  
17  
16  
15  
14  
13  
12  
11  
2A4  
1Y2  
2A3  
1Y3  
2A2  
1Y4  
2A1  
description/ordering information  
This octal buffer/driver is designed specifically for low-voltage (3.3-V) V  
provide a TTL interface to a 5-V system environment.  
operation, with the capability to  
CC  
The SN74LVTH241 is organized as two 4-bit line drivers with separate output-enable (1OE, 2OE) inputs. When  
1OE is low or 2OE is high, the device passes noninverted data from the A inputs to the Y outputs. When 1OE  
is high or 2OE is low, the outputs are in the high-impedance state.  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
When V  
is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
through a pullup resistor  
CC  
and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by  
the current-sinking/current-sourcing capability of the driver.  
This device is fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the device when it is powered down. The  
power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
‡
T
A
PACKAGE  
−40°C to 85°C  
TSSOP − PW Tape and reel  
SN74LVTH241IPWREP  
LH241EP  
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢌ
ꢌ
ꢕ
ꢑ
ꢩ
ꢗ
ꢤ
ꢓ
ꢒ
ꢢ
ꢆ
ꢣ
ꢘ
ꢝ
ꢑ
ꢛ
ꢁ
ꢜ
ꢗ
ꢏ
ꢆ
ꢏ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢆꢥ  
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢎ
Copyright 2003, Texas Instruments Incorporated  
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢪ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢫ
ꢠ
ꢘ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢬ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢮ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢎ  
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢭ
ꢎ
ꢌ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢮ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣ
ꢥ
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢭ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

V62/04673-01XE 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVTH241PWR TI

完全替代

 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH241PW TI

完全替代

 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH241PWE4 TI

完全替代

 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与V62/04673-01XE相关器件

型号 品牌 获取价格 描述 数据表
V62/04674-01XE TI

获取价格

 		3.3-V ABT OCTAL D-TYPE FLIP-FLOP WITH CLEAR
V62/04674-02YE TI

获取价格

 		3.3-V ABT OCTAL D-TYPE FLIP-FLOP WITH CLEAR
V62/04675-01XE TI

获取价格

 		3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
V62/04676-01XE TI

获取价格

 		3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
V62/04677-01XE TI

获取价格

 		3.3-V ABT OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
V62/04678-01XE TI

获取价格

 		3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATS OUTPUTS
V62/04679-01XE TI

获取价格

 		3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
V62/04680-01XE TI

获取价格

 		3.3-V ABT OCTAL BUS TRANSVEIVER AND REGISTER WITH 3-STATE OUTPUTS
V62/04681-01XE TI

获取价格

 		3.3-V ABT OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
V62/04682-01XE TI

获取价格

 		VERY LOW-POWER OPERATIONAL AMPLIFIERS

与V62/04673-01XE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证