5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> V62/04622-01YE
V62/04622-01YE PDF预览

V62/04622-01YE

更新时间： 2024-09-14 12:21:47
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
12页 564K
描述
OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

V62/04622-01YE 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP, SOP20,.3针数：20
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：6 weeks风险等级：5.31
控制类型：ENABLE LOW计数方向：UNIDIRECTIONAL
系列：ACJESD-30 代码：R-PDSO-G20
JESD-609代码：e4长度：12.6 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.024 A湿度敏感等级：1
位数：4功能数量：2
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP20,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TR
峰值回流温度（摄氏度）：260电源：3.3/5 V
最大电源电流（ICC）：0.08 mAProp。Delay @ Nom-Sup：12.5 ns
传播延迟（tpd）：12.5 ns认证状态：Not Qualified
座面最大高度：2 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
宽度：5.3 mm

V62/04622-01YE 数据手册

 浏览型号V62/04622-01YE的Datasheet PDF文件第2页浏览型号V62/04622-01YE的Datasheet PDF文件第3页浏览型号V62/04622-01YE的Datasheet PDF文件第4页浏览型号V62/04622-01YE的Datasheet PDF文件第5页浏览型号V62/04622-01YE的Datasheet PDF文件第6页浏览型号V62/04622-01YE的Datasheet PDF文件第7页 
SN74AC244-EP  
OCTAL BUFFER/DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS723B–OCTOBER 2003–REVISED APRIL 2006  
FEATURES  
DW OR NS PACKAGE  
(TOP VIEW)  
•
Controlled Baseline  
– One Assembly/Test Site, One Fabrication  
Site  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
2A2  
1Y4  
2A1  
•
•
Extended Temperature Performance of –55°C  
to 125°C  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
•
•
•
•
•
Enhanced Product-Change Notification  
(1)  
Qualification Pedigree  
2-V to 6-V VCC Operation  
Inputs Accept Voltages to 6 V  
Max tpd of 7.5 ns at 5 V  
(1) Component qualification in accordance with JEDEC and  
industry standards to ensure reliable operation over an  
extended temperature range. This includes, but is not limited  
to, Highly Accelerated Stress Test (HAST) or biased 85/85,  
temperature cycle, autoclave or unbiased HAST,  
electromigration, bond intermetallic life, and mold compound  
life. Such qualification testing should not be viewed as  
justifying use of this component beyond specified  
performance and environmental limits.  
DESCRIPTION  
This octal buffer and line driver is designed specifically to improve the performance and density of 3-state  
memory address drivers, clock drivers, and bus-oriented receivers and transmitters.  
The SN74AC244-EP device is organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs.  
When OE is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the  
outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
ORDERING INFORMATION  
ORDERABLE PART  
TA  
PACKAGE(1)  
TOP-SIDE MARKING  
NUMBER  
SN74AC244MDWREP  
SN74AC244MNSREP  
SOIC – DW  
SOP – NS  
Tape and reel  
Tape and reel  
SAC244MEP  
SAC244MEP  
–55°C to 125°C  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
FUNCTION TABLE  
(EACH BUFFER)  
INPUTS  
OUTPUT  
Y
OE  
L
A
H
L
H
L
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...12

中文翻译

下载PDF

V62/04622-01YE 替代型号

型号 品牌 替代类型 描述 数据表
SN74AC244MNSREP TI

类似代替

 Enhanced Product Octal Buffers/Drivers With 3-State Outputs 20-SO -55 to 125
SN74AC244NSR TI

类似代替

 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与V62/04622-01YE相关器件

型号 品牌 获取价格 描述 数据表
V62/04639-01 TI

获取价格

 		IC VREG 3.3 V FIXED POSITIVE LDO REGULATOR, 1.4 V DROPOUT, PSSO3, PLASTIC, TO-263, 3 PIN,
V62/04641-01XE TI

获取价格

 		3-V TO 6-V INPUT, 6-A OUTPUT TRACKING SYNCHRO
V62/04641-02XE TI

获取价格

 		3V 至 6V 输入增强型产品跟踪同步降压 Pwm 转换开关  | PWP | 28 |
V62/04641-02XE-T TI

获取价格

 		3V 至 6V 输入增强型产品跟踪同步降压 Pwm 转换开关  | PWP | 28 |
V62/04642-01XE TI

获取价格

 		LOW POWER CURRENT MODE PUSH-PULL PWM
V62/04642-02XE TI

获取价格

 		LOW POWER CURRENT MODE PUSH-PULL PWM
V62/04643-01XE TI

获取价格

 		LVDS SERDES TRANSMITTER
V62/04644-01YE TI

获取价格

 		3.3-V 10-BIT ADDRESSABLE SCAN PORT MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (KTAG) TAP TRANSC
V62/04645-01XE TI

获取价格

 		DUAL OUTPUT, TWO-PHASE SYNCHRONOUS BUCK DC/DC CONTROLLER
V62/04645-02XE TI

获取价格

 		DUAL OUTPUT, TWO-PHASE SYNCHRONOUS BUCK DC/DC CONTROLLER

与V62/04622-01YE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证