Datasheet > V58C3643204SAT

V58C3643204SAT

更新时间： 2022-11-27 16:17:42

品牌	Logo	应用领域
MOSEL		动态存储器双倍数据速率
页数	文件大小	规格书
12页	261K
描述
HIGH PERFORMANCE 3.3 VOLT 2M X 32 DDR SDRAM 4 X 512K X 32

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

V58C3643204SAT 数据手册

V58C3643204SAT

PRELIMINARY

HIGH PERFORMANCE

3.3 VOLT 2M X 32 DDR SDRAM

4 X 512K X 32

System Frequency (f_CK

)

225MHz

200 MHz

5 ns

183 MHz

5.5 ns

166 MHz

6 ns

Clock Cycle Time (t_CK3

Clock Cycle Time (t_CK4

)

4.5 ns

Features

Description

■ 4 banks x 512K x 32 organization

■ High speed data transfer rates with system

frequency up to 225 MHz

The V58C3643204SAT is a four bank DDR

DRAM organized as 4 banks x 512K x 32. The

V58C3643204SAT achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the

output data to a system clock

■ Data Mask for Write Control (DM)

■ Four Banks controlled by BA0 & BA1

■ Programmable CAS Latency: 3, 4

■ Programmable Wrap Sequence: Sequential

or Interleave

■ Programmable Burst Length:

2, 4, 8 full page for Sequential Type

2, 4, 8 full page for Interleave Type

■ Automatic and Controlled Precharge Command

■ Suspend Mode and Power Down Mode

■ Auto Refresh and Self Refresh

■ Refresh Interval: 2048 cycles/16ms

■ Available in 100-pin TQFP

All of the control, address, circuits are synchro-

nized with the positive edge of an externally sup-

plied clock. I/O transactions are possible on both

edges of DQS.

Operating the four memory banks in an inter-

leaved fashion allows random access operation to

occur at a higher rate than is possible with standard

DRAMs. A sequential and gapless data rate is pos-

sible depending on burst length, CAS latency and

speed grade of the device.

■ SSTL-2 Compatible I/Os

■ Double Data Rate (DDR)

■ Bidirectional Data Strobe (DQs) for input and

output data, active on both edges

■ On-Chip DLL aligns DQ and DQs transitions with

CLK transitions

■ Differential clock inputs CLK and CLK

■ Power Supply 3.3V ± 0.3V

Device Usage Chart

Operating

Temperature

Range

Package Outline

CLK Cycle Time (ns)

Power

Temperature

Mark

100-pin TQFP

-45

-50

-55

-60

Std.

0°C to 70°C

•

Blank

V58C3643204SAT Rev. 1.4 August 2001

12 3 4 5 6 7...12

下载PDF

与V58C3643204SAT相关器件

型号	品牌	描述	获取价格	数据表
V58C365164S	MOSEL	64 Mbit DDR SDRAM 4M X 16, 3.3VOLT	获取价格
V590ME01	ZCOMM	LOW COST - HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR	获取价格
V590ME01-LF	ZCOMM	Voltage-Controlled Oscillator Surface Mount Module	获取价格
V590ME01-LF_10	ZCOMM	Voltage-Controlled Oscillator Surface Mount Module	获取价格
V590ME08	ZCOMM	VOLTAGE CONTROLLED OSCILLATOR	获取价格
V590ME08-LF	ZCOMM	Voltage-Controlled Oscillator Surface Mount Module	获取价格