5秒后页面跳转
V103 PDF预览

V103

更新时间: 2024-11-25 08:16:07
品牌 Logo 应用领域
矽成 - ICSI /
页数 文件大小 规格书
11页 150K
描述
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO

V103 数据手册

 浏览型号V103的Datasheet PDF文件第2页浏览型号V103的Datasheet PDF文件第3页浏览型号V103的Datasheet PDF文件第4页浏览型号V103的Datasheet PDF文件第5页浏览型号V103的Datasheet PDF文件第6页浏览型号V103的Datasheet PDF文件第7页 
V103  
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO  
General Description  
Features  
The V103 LVDS display interface transmitter is  
primarily designed to support pixel data transmission  
between a video processing engine and a digital video  
display. The data rate supports up to SXGA+  
resolutions and can be used in Plasma, Rear Projector,  
Front Projector, CRT and LCD display applications. It  
can also be used in other high-bandwidth parallel data  
applications and provides a low EMI interconnect over  
a low cost, low bus width cable up to several meters in  
length.  
Pin compatible with THine THC63LVD103  
Wide pixel clock range: 8 - 135 MHz  
Supports a wide range of video and graphics modes  
including VGA, SVGA, XGA, SXGA, SXGA+, NTSC,  
PAL, SDTV, and HDTV up to 1080I or 720P  
Internal PLL requires no external loop filter  
Selectable rising or falling clock edge for data  
alignment  
Compatible with Spread Spectrum clock source  
The V103 converts 35 bits of CMOS/TTL data, clocked  
on the rising or falling edge of an input clock  
(selectable), into six LVDS (Low Voltage Differential  
Signaling) serial data stream pairs. In video  
applications the 35 bits is normally divided into 10 bits  
for each R, G and B channel and 5 control bits.  
Reduced LVDS output voltage swing mode  
(selectable) to minimize EMI  
CMOS/TTL data inputs can be configured for  
reduced input voltage swing  
Single 3.3 V supply  
When combined with the V104 LVDS display interface  
receiver, the V103 + V104 combination provides a  
35-bit wide, 90 MHz transport. The rate of each LVDS  
channel is 630 Mbps for a 90MHz data input clock, 945  
Mbps for 135MHz.  
Low power consumption CMOS design  
Power down mode  
64-pin TQFP lead free package  
Block Diagram  
TA+  
TA-  
7
TA0-6  
7
TB0-6  
TB+  
TB-  
7
TC0-6  
7
TD0-6  
Parallel  
to Serial  
TC+  
TC-  
7
TE0-6  
RS  
TD+  
TD-  
R/F  
/PWDN  
TE+  
TE-  
TCLK+  
TCLK-  
CLKIN  
(8 to 135 MHz)  
PLL  
V103 Datasheet  
1
11/23/06  
Revision 2.0  
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com  

与V103相关器件

型号 品牌 获取价格 描述 数据表
V-1030 ETC

获取价格

COMPONENT CLIPS & MICROPHONE CLIP
V-103-1A4 OMRON

获取价格

Miniature Basic Switch that Offers High Reliability and Security
V-103-1A4-T OMRON

获取价格

Snap Action Switch
V-103-1A4-T-K OMRON

获取价格

Snap Acting/Limit Switch, SPDT, Momentary, 10A, 8VDC, 10.8mm, Solder Terminal, Long Hinge
V-103-1A5 OMRON

获取价格

Miniature Basic Switch that Offers High Reliability and Security
V-103-1A5-T OMRON

获取价格

Miniature Basic Switch that Offers High Reliability and Security
V-103-1C24 OMRON

获取价格

Snap Acting/Limit Switch,
V-103-1C24-T OMRON

获取价格

Snap Acting/Limit Switch, SPDT, Momentary, 0.6A, 125VDC, Quick Connect Terminal, Longe Hin
V-103-1C25 OMRON

获取价格

Miniature Basic Switch that Offers High Reliability and Security
V-103-1C25-T OMRON

获取价格

Miniature Basic Switch that Offers High Reliability and Security