Datasheet > UT8Q512K32-SWC

UT8Q512K32-SWC

更新时间： 2024-09-12 22:20:19

品牌	Logo	应用领域
艾法斯 - AEROFLEX		内存集成电路静态存储器
页数	文件大小	规格书
14页	138K
描述
16Megabit SRAM MCM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UT8Q512K32-SWC 数据手册

Standard Products

QCOTS^TMUT8Q512K32 16Megabit SRAM MCM

Data Sheet

June, 2003

FEATURES

INTRODUCTION

The QCOTS^TMUT8Q512K32 Quantified Commercial

Off-the-Shelf product is a high-performance 2M byte

(16Mbit) CMOS static RAM multi-chip module (MCM),

organized as four individual 524,288 x 8 bit SRAMs with a

common output enable. Memory expansion is provided by

an active LOW chip enable (En), an active LOW output

enable (G), and three-state drivers. This device has a power-

down feature that reduces power consumption by more than

90% when deselected.

25ns maximum (3.3 volt supply) address access time

MCM contains four (4) 512K x 8 industry-standard

asynchronous SRAMs; the control architecture allows

operation as 8, 16, 24, or 32-bit data width

TTL compatible inputs and output levels, three-state

bidirectional data bus

Typical radiation performance

- Total dose: 50krads

- SEL Immune >80 MeV-cm²/mg

- LET_TH(0.25) = >10 MeV-cm²/mg

- Saturated Cross Section cm²per bit, 5.0E-9

- <1E-8 errors/bit-day, Adams 90% geosynchronous

heavy ion

Writing to each memory is accomplished by taking the chip

enable (En) input LOW and write enable ( Wn) inputs LOW.

Data on the I/O pins is then written into the location

specified on the address pins (A₀through A₁₈). Reading

Packaging options:

from the device is accomplished by taking the chip enable

(En) and output enable (G) LOW while forcing write enable

(Wn) HIGH. Under these conditions, the contents of the

memory location specified by the address pins will appear

on the I/O pins.

- 68-lead dual cavity ceramic quad flatpack (CQFP) -

(weight 7.37 grams)

Standard Microcircuit Drawing5962-01533

- QML T and Q compliant part

The input/output pins are placed in a high impedance state

when the device is deselected (En HIGH), the outputs are

disabled (G HIGH), or during a write operation (En LOW

and Wn LOW). Perform 8, 16, 24 or 32 bit accesses by

making Wn along with En a common input to any

combination of the discrete memory die.

W₃

W₂

W₁

W₀

E₂

E₃

E₀

E₁

A(18:0)

512K x 8

DQ(31:24)

DQ(23:16)

DQ(15:3)

DQ(7:0)

DQ3(7:0)

DQ2(7:0)

DQ1(7:0)

DQ0(7:0)

Figure 1. UT8Q512K32 SRAM Block Diagram

12 3 4 5 6 7...14

中文翻译

下载PDF

与UT8Q512K32-SWC相关器件

型号	品牌	获取价格	描述	数据表
UT8R128K32	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WCA	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WCC	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WCX	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WPA	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WPC	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WPX	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WWA	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WWC	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM
UT8R128K3215WWX	AEROFLEX	获取价格	UT8R128K32 128K x 32 SRAM