5秒后页面跳转
UT54ACTS34 PDF预览

UT54ACTS34

更新时间: 2024-11-24 01:19:23
品牌 Logo 应用领域
艾法斯 - AEROFLEX /
页数 文件大小 规格书
9页 219K
描述
Hex Noninverting Buffers

UT54ACTS34 数据手册

 浏览型号UT54ACTS34的Datasheet PDF文件第2页浏览型号UT54ACTS34的Datasheet PDF文件第3页浏览型号UT54ACTS34的Datasheet PDF文件第4页浏览型号UT54ACTS34的Datasheet PDF文件第5页浏览型号UT54ACTS34的Datasheet PDF文件第6页浏览型号UT54ACTS34的Datasheet PDF文件第7页 
Standard Products  
UT54ACS08/UT54ACTS08  
Quadruple 2-Input AND Gates  
Datasheet  
November 2010  
www.aeroflex.com/logic  
FEATURES  
PINOUTS  
‰ 1.2μ CMOS  
- Latchup immune  
‰ High speed  
14-Pin DIP  
Top View  
‰ Low power consumption  
‰ Single 5 volt supply  
‰ Available QML Q or V processes  
‰ Flexible package  
- 14-pin DIP  
- 14-lead flatpack  
‰ UT54ACS08 - SMD 5962-96518  
‰ UT54ACTS08 - SMD 5962-96519  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VDD  
A1  
B4  
A4  
Y4  
B3  
A3  
Y3  
B1  
Y1  
A2  
B2  
Y2  
8
VSS  
DESCRIPTION  
14-Pin Flatpack  
Top View  
The UT54ACS08 and the UT54ACTS08 are quadruple two-  
input AND gates. The circuits perform the Boolean functions  
Y= A B or Y =  
in positive logic.  
1
14  
VDD  
A1  
A + B  
2
3
4
5
6
7
13  
12  
11  
10  
9
B4  
A4  
Y4  
B3  
A3  
Y3  
B1  
Y1  
The devices are characterized over full military temperature  
range of -55°C to +125°C.  
A2  
FUNCTION TABLE  
B2  
Y2  
INPUT  
OUTPUT  
VSS  
8
A
H
L
B
H
X
L
Y
H
L
X
L
LOGIC DIAGRAM  
A1  
B1  
LOGIC SYMBOL  
Y1  
Y2  
Y3  
Y4  
(1)  
A1  
&
(3)  
A2  
B2  
(2)  
Y1  
Y2  
Y3  
Y4  
B1  
(4)  
A2  
(6)  
A3  
B3  
(5)  
B2  
(9)  
A3  
(8)  
A4  
B4  
(10)  
B3  
(12)  
(11)  
A4  
(13)  
B4  
Note:  
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and  
IEC Publication 617-12.  
1