Datasheet > UT54ACTS279

UT54ACTS279

更新时间： 2024-10-31 01:20:43

品牌	Logo	应用领域
艾法斯 - AEROFLEX		/
页数	文件大小	规格书
9页	234K
描述
Quadruple S-R Latches

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UT54ACTS279 数据手册

Standard Products

UT54ACS279/UT54ACTS279

Quadruple S-R Latches

Datasheet

November 2010

www.aeroflex.com/logic

FEATURES

PINOUTS

1.2μ CMOS

16-Pin DIP

Top View

- Latchup immune

High speed

Low power consumption

Single 5 volt supply

Available QML Q or V processes

Flexible package

- 16-pin DIP

- 16-lead flatpack

UT54ACS279- SMD 5962-96580

UT54ACTS279 - SMD 5962-96581

V_DD

1S1

1S2

3S2

3S1

V_SS

DESCRIPTION

16-Lead Flatpack

Top View

The UT54ACS279 and the UT54ACTS279 contain four basic

S-R flip-flop latches. Under conventional operation, the S-R

inputs are normally held high. When the S input is pulsed low,

the Q output will be set high. When R is pulsed low, the Q output

will be reset low. If the S-R inputs are taken low simultaneously,

the Q output is unpredictable.

V_DD

1S1

1S2

3S2

3S1

The devices are characterized over full military temperature

range of -55°C to +125°C.

FUNCTION TABLE

V_SS

INPUTS

OUTPUT

Q₀

LOGIC SYMBOL

(1)

H ¹

(2)

(4)

(7)

1S1

(3)

1S2

Note:

(5)

1. This configuration is nonstable. It may not persist when the S and R inputs

return to their inactive (high) level.

(6)

(10)

LOGIC DIAGRAM

(11)

3S1

(12)

3S2

(9)

(LATCHES 1 & 3)

(LATCHES 2 & 4)

(14)

(13)

(15)

Note:

1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC

Publication 617-12.

12 3 4 5 6 7...9

中文翻译

下载PDF

与UT54ACTS279相关器件

型号	品牌	获取价格	描述	数据表
UT54ACTS279-PCA	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PCC	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PCX	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PQAH	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PQCH	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PQCR	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PQXH	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PQXR	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PVAH	ETC	获取价格	S-R-Type Latch
UT54ACTS279-PVAR	ETC	获取价格	S-R-Type Latch