Datasheet > UT32BS1X833ZPC

UT32BS1X833ZPC

更新时间： 2024-01-03 20:53:52

品牌	Logo	应用领域
艾法斯 - AEROFLEX		/
页数	文件大小	规格书
17页	997K
描述
UT32BS1X833 Matrix-DTM 32-Channel 1 - 8 Bus Switch

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

UT32BS1X833ZPC 数据手册

U^StaT^nd3^ard2^PB^roS^du1^ctX^s833 Matrix-D™ 32-Channel 1:8 Bus Switch

Advanced Data Sheet

November 12, 2014

www.aeroflex.com/busswitch

FEATURES

INTRODUCTION



Interfaces to standard processor memory busses

Single-chip interface that provides memory paging to

industry-standard SDRAMS

Eliminates need for additional logic or FPGA

I/O channels functional to 3.3V

The UT32BS1X833 Matrix-D™ is a 32-Channel, 1:8 Bus

Switch, that provides bus isolation for up to eight banks of 32 I/

O connections. By providing bus isolation, the UT32BS1X833

can significantly reduce the amount of load capacitance seen by

ahostprocessorandmemorydevices.Theenabletooutputdelay

time is only 4.1ns (typical). The reduction in both load

capacitance and delay time significantly increase speed and

performance compared with a discrete logic or FPGA memory

interface solution.



5 Ohms typical



Flat R characteristics over channel voltage



Propagation delay 300ps through switch

Transmission gate technology allows for true bi-directional

operation

Internal pull-up resistors on the first 8 outputs of each bank

toensurememorydevicesremaininoffstatewhenchannels

de-selected

Busholdersmaintainoutputstatesonallotheroutputswhen

channels de-selected

Logic power 1mW/MHz

Temperature range -55°C to 125°C

Operational environment:

The UT32BS1X833 operates from a single 3.3V supply. The

bus channels can pass any voltage between V and V



allowing the switching of signals using other standards, such as

LVCMOS 1.8V. The input and output banks connect via analog

channels that have an R that is nominally 5 Ohms over the

entire input voltage range. The flat R eliminates the need to



add external series resistors for source impedance termination.

The UT32BS1X833 has a “broadcast mode” that is enabled by

driving both SDCS[1] and SDCS[0] low. In this mode, all banks

are active, which facilitates SDRAM refresh and initialization

cycles.

- Intrinsic total-dose: up to 300 krad(Si)

- SEL Immune <100 MeV-cm /mg



Packaging options:

Each UT32BS1X833 can interface up to eight of the Aeroflex

2.5Gb or 3.0Gb SDRAM MCM devices with any Aeroflex

LEON processor without the need for additional logic.

- 400-pin Ceramic Land Grid, Column Grid and Ball

Grid Array packages; 1mm pitch

Standard Microcircuit Drawing 5962-TBD

- QML Q and V (pending)

APPLICATIONS

- Microprocessor interfaces that require large amounts of

SDRAM memory

- High-speed applications or systems with large bus

capacitance

- Cost-sensitive applications that require bus isolation

without an expensive FPGA

- Large SDRAM paging architecture

36-00-03-002

Aeroflex Microelectronics Solutions - HiRel

12 3 4 5 6 7...17

中文翻译

下载PDF

与UT32BS1X833ZPC相关器件

型号	品牌	获取价格	描述	数据表
UT32N06	UTC	获取价格	N-CH
UT32N10G-TN3-R	UTC	获取价格	Power Field-Effect Transistor,
UT32N10L-TN3-R	UTC	获取价格	Power Field-Effect Transistor,
UT3310	UTC	获取价格	P-CHANNEL ENHANCEMENT MODE POWER MOSFET
UT3310G-TN3-R	UTC	获取价格	Power Field-Effect Transistor, 10A I(D), 20V, 0.15ohm, 1-Element, P-Channel, Silicon, Meta
UT3400	UTC	获取价格	N-CHANNEL ENHANCEMENT MODE POWER MOSFET
UT3400G-AE3-R	UTC	获取价格	N-CHANNEL ENHANCEMENT MODE POWER MOSFET
UT3400-H	UTC	获取价格	N-CH
UT3401	UTC	获取价格	P-CHANNEL ENHANCEMENT MODE
UT3401_09	UTC	获取价格	P-CHANNEL ENHANCEMENT MODE

与UT32BS1X833ZPC相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

4
PMOS管背靠背连接：串联还是并联？
2024-06-28

4
高压电解电容的分类与选型策略
2024-06-28

5
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

10

产品中心

服务支持

精选活动

关于我们

帮助中心

UT32BS1X833ZPC

UT32BS1X833ZPC 数据手册

与UT32BS1X833ZPC相关器件

与UT32BS1X833ZPC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

UT32BS1X833ZPC

UT32BS1X833ZPC 数据手册

与UT32BS1X833ZPC相关器件

与UT32BS1X833ZPC相关文章

您还可以找

您在本页遇到什么问题？