DATA SHEET
www.DataSheet4U.com
MOS INTEGRATED CIRCUIT
µ
PD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY
16-BIT SINGLE-CHIP MICROCONTROLLERS
DESCRIPTION
The µPD784214A, 784215A, 784216A, 784217A, and 784218A are products of the µPD784216A/784218A
Subseries in the 78K/IV Series. Besides a high-speed and high performance CPU, these controllers have ROM,
RAM, I/O ports, 8-bit resolution A/D and D/A converters, timers, serial interfaces, a real-time output port, interrupt
functions, and various other peripheral hardware.
The µPD784214AY, 784215AY, 784216AY, 784217AY, and 784218AY are based on the µPD784216Y/784218Y
Subseries with the addition of a multimaster-supporting I2C bus interface.
The µPD78F4218A and 78F4218AY, products with a flash memory instead of the internal ROM of mask ROM
versions, and various development tools are also available.
Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before
designing.
µPD784216A, 784216AY Subseries User’s Manual Hardware: U13570E
µPD784218A, 784218AY Subseries User’s Manual Hardware: U12970E
78K/IV Series User’s Manual Instructions:
U10905E
FEATURES
• 78K/IV Series
• Supply voltage: V
DD = 1.8 to 5.5 V
• Inherits peripheral functions of µPD78078, 78078Y
Subseries
• Standby function
HALT/STOP/IDLE mode
• Minimum instruction execution time
160 ns
In low-power consumption mode: HALT/IDLE mode
(with subsystem clock)
(@fXX = 12.5 MHz operation with main system clock)
61 µs
(@fXT = 32.768 kHz operation with subsystem clock)
• I/O port: 86 pins
• Clock division function
• Watch timer: 1 channel
• Watchdog timer: 1 channel
• Clock output function
• Timer/event counter:
Selectable from f
f
• Buzzer output function
Selectable from f
XX, fXX/2, fXX/22, fXX/23, fXX/24, fXX/25,
• 16-bit timer/event counter × 1 unit
• 8-bit timer/event counter × 6 units
• Serial interface: 3 channels
XX/26, fXX/27, fXT
XX/210, fXX/211, fXX/212, fXX/213
• UART/IOE (3-wire serial I/O): 2 channels
• CSI (3-wire serial I/O, I2C bus supporting
multimaster Note): 2 channels
• A/D converter: 8-bit resolution × 8 channels
• D/A converter: 8-bit resolution × 2 channels
Note µPD784216AY/784218AY Subseries only
APPLICATIONS
Cellular phones, PHS, cordless telephones, CD-ROM, AV equipment
Unless otherwise specified, references in this document to the µPD784218A, 784218AY refer to the
µPD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, and
784218AY.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for
availability and additional information.
The mark shows major revised points.
Document No. U14121EJ2V0DS00 (2nd edition)
Date Published August 2000 N CP(K)
Printed in Japan
2000