5秒后页面跳转
UPD720100AGM-8EY-A PDF预览

UPD720100AGM-8EY-A

更新时间: 2024-11-19 13:15:15
品牌 Logo 应用领域
日电电子 - NEC 总线控制器微控制器和处理器外围集成电路PC时钟
页数 文件大小 规格书
32页 303K
描述
暂无描述

UPD720100AGM-8EY-A 数据手册

 浏览型号UPD720100AGM-8EY-A的Datasheet PDF文件第2页浏览型号UPD720100AGM-8EY-A的Datasheet PDF文件第3页浏览型号UPD720100AGM-8EY-A的Datasheet PDF文件第4页浏览型号UPD720100AGM-8EY-A的Datasheet PDF文件第5页浏览型号UPD720100AGM-8EY-A的Datasheet PDF文件第6页浏览型号UPD720100AGM-8EY-A的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD720100A  
USB2.0 HOST CONTROLLER  
The µPD720100A complies with the Universal Serial Bus Specification Revision 2.0 and Open Host Controller  
Interface Specification for full-/low-speed signaling and Intel's Enhanced Host Controller Interface Specification for  
high-speed signaling and works up to 480 Mbps. The µPD720100A is integrated three host controller cores with PCI  
interface and USB2.0 transceivers into a single chip.  
Detailed function descriptions are provided in the following user’s manual. Be sure to read the manual before designing.  
µPD720100A User’s Manual: S15534E  
FEATURES  
Compliant with Universal Serial Bus Specification Revision 2.0 (Data Rate 1.5/12/480 Mbps)  
Compliant with Open Host Controller Interface Specification for USB Rev 1.0a  
Compliant with Enhanced Host Controller Interface Specification for USB Rev 0.95  
PCI multi-function device consists of two OHCI host controller cores for full-/low-speed signaling and one EHCI  
host controller core for high-speed signaling.  
Root hub with five (max.) downstream facing ports which are shared by OHCI and EHCI host controller core  
All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps)  
transaction.  
Configurable number of downstream facing ports (2 to 5)  
32-bit 33 MHz host interface compliant to PCI Specification release 2.2.  
Supports PCI Mobile Design Guide Revision 1.1.  
Supports PCI-Bus Power Management Interface Specification release 1.1.  
PCI Bus bus-master access  
System clock is generated by 30 MHz X’tal or 48 MHz clock input.  
Operational registers direct-mapped to PCI memory space  
Legacy support for all downstream facing ports. Legacy support features allow easy migration for motherboard  
implementation.  
3.3 V power supply, PCI signal pins have 5 V tolerant circuit.  
ORDERING INFORMATION  
Part Number  
Package  
µPD720100AGM-8ED  
µPD720100AGM-8EY  
µPD720100AS1-2C  
160-pin plastic LQFP (Fine pitch) (24 × 24)  
160-pin plastic LQFP (Fine pitch) (24 × 24)  
176-pin plastic FBGA (15 × 15)  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for  
availability and additional information.  
Document No. S15535EJ2V0DS00 (2nd edition)  
Date Published October 2002 NS CP (K)  
Printed in Japan  
The mark shows major revised points.  
2001  
©

与UPD720100AGM-8EY-A相关器件

型号 品牌 获取价格 描述 数据表
UPD720100AS1-2C NEC

获取价格

MOS INTEGRATED CIRCUIT
UPD720100AS1-2C-A NEC

获取价格

USB Bus Controller, CMOS, PBGA176, 15 X 15 MM, 0.80 MM PITCH, PLASTIC, FBGA-176
UPD720101 NEC

获取价格

USB2.0 HOST CONTROLLER
UPD720101F1-EA8 NEC

获取价格

USB2.0 HOST CONTROLLER
UPD720101F1-EA8 RENESAS

获取价格

USB 2.0 HOST CONTROLLER
UPD720101F1-EA8-A RENESAS

获取价格

USB 2.0 HOST CONTROLLER
UPD720101F1-EA8-E2-A RENESAS

获取价格

UNIVERSAL SERIAL BUS CONTROLLER, PBGA144, 12 X 12 MM, 1.58 MM HEIGHT, 0.80 MM PITCH, ROHS
UPD720101GJ-UEN RENESAS

获取价格

USB 2.0 HOST CONTROLLER
UPD720101GJ-UEN NEC

获取价格

USB2.0 HOST CONTROLLER
UPD720101GJ-UEN-A RENESAS

获取价格

USB 2.0 HOST CONTROLLER