5秒后页面跳转
UPD44164185F5-E60-EQ1 PDF预览

UPD44164185F5-E60-EQ1

更新时间: 2024-02-17 03:01:09
品牌 Logo 应用领域
日电电子 - NEC 存储内存集成电路静态存储器双倍数据速率
页数 文件大小 规格书
32页 372K
描述
18M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION

UPD44164185F5-E60-EQ1 技术参数

是否无铅:含铅生命周期:Obsolete
零件包装代码:BGA针数:165
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.76
Is Samacsys:N最长访问时间:0.4 ns
最大时钟频率 (fCLK):167 MHzI/O 类型:SEPARATE
JESD-30 代码:R-PBGA-B165内存密度:18874368 bit
内存集成电路类型:STANDARD SRAM内存宽度:18
端子数量:165字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
组织:1MX18输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA165,11X15,40封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
电源:1.5/1.8,1.8 V认证状态:Not Qualified
最大待机电流:0.15 A最小待机电流:1.7 V
子类别:SRAMs最大压摆率:0.28 mA
表面贴装:YES技术:CMOS
端子形式:BALL端子节距:1 mm
端子位置:BOTTOMBase Number Matches:1

UPD44164185F5-E60-EQ1 数据手册

 浏览型号UPD44164185F5-E60-EQ1的Datasheet PDF文件第2页浏览型号UPD44164185F5-E60-EQ1的Datasheet PDF文件第3页浏览型号UPD44164185F5-E60-EQ1的Datasheet PDF文件第4页浏览型号UPD44164185F5-E60-EQ1的Datasheet PDF文件第5页浏览型号UPD44164185F5-E60-EQ1的Datasheet PDF文件第6页浏览型号UPD44164185F5-E60-EQ1的Datasheet PDF文件第7页 
DATA SHEET  
MOS INTEGRATED CIRCUIT  
µPD44164085, 44164185, 44164365  
18M-BIT DDRII SRAM SEPARATE I/O  
2-WORD BURST OPERATION  
Description  
The µPD44164085 is a 2,097,152-word by 8-bit, the µPD44164185 is a 1,048,576-word by 18-bit and the  
µPD44164365 is a 524,288-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS  
technology using full CMOS six-transistor memory cell.  
The µPD44164085, µPD44164185 and µPD44164365 integrates unique synchronous peripheral circuitry and a  
burst counter. All input registers controlled by an input clock pair (K and /K) are latched on the positive edge of K and  
/K.  
These products are suitable for application which require synchronous operation, high speed, low voltage, high  
density and wide bit configuration.  
These products are packaged in 165-pin PLASTIC BGA.  
Features  
1.8 ± 0.1 V power supply and HSTL I/O  
DLL circuitry for wide output data valid window and future frequency scaling  
Separate independent read and write data ports  
DDR read or write operation initiated each cycle  
Pipelined double data rate operation  
Separate data input/output bus  
Two-tick burst for low DDR transaction size  
Two input clocks (K and /K) for precise DDR timing at clock rising edges only  
Two output clocks (C and /C) for precise flight time and clock skew matching-clock  
and data delivered together to receiving device  
Internally self-timed write control  
Clock-stop capability with µs restart  
User programmable impedance output  
Fast clock cycle time : 4.0 ns (250 MHz), 5.0 ns (200 MHz), 6.0 ns (167 MHz)  
Simple control logic for easy depth expansion  
JTAG boundary scan  
The information in this document is subject to change without notice. Before using this document, please  
confirm that this is the latest version.  
Not all products and/or types are available in every country. Please check with an NEC Electronics  
sales representative for availability and additional information.  
Document No. M15823EJ7V1DS00 (7th edition)  
Date Published July 2004 NS CP(K)  
Printed in Japan  
The mark  
shows major revised points.  
2001  

与UPD44164185F5-E60-EQ1相关器件

型号 品牌 描述 获取价格 数据表
UPD44164362AF5-E33-EQ2 NEC DDR SRAM, 512KX36, CMOS, PBGA165, 13 X 5 MM, PLASTIC, BGA-165

获取价格

UPD44164362AF5-E33-EQ2-A NEC DDR SRAM, 512KX36, CMOS, PBGA165, 13 X 5 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44164362AF5-E40-EQ2 NEC DDR SRAM, 512KX36, CMOS, PBGA165, 13 X 5 MM, PLASTIC, BGA-165

获取价格

UPD44164362AF5-E40-EQ2-A NEC DDR SRAM, 512KX36, CMOS, PBGA165, 13 X 5 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44164362AF5-E50-EQ2-A RENESAS 512KX36 DDR SRAM, PBGA165, 13 X 5 MM, LEAD FREE, PLASTIC, BGA-165

获取价格

UPD44164362F5-E30-EQ1 RENESAS DDR SRAM, 512KX36, 0.27ns, CMOS, PBGA165, 13 X 15 MM, PLASTIC, FBGA-165

获取价格