5秒后页面跳转
UPC4093G2 PDF预览

UPC4093G2

更新时间: 2024-10-29 22:25:27
品牌 Logo 应用领域
日电电子 - NEC 运算放大器放大器电路光电二极管输入元件
页数 文件大小 规格书
12页 92K
描述
J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER

UPC4093G2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.33.00.01
风险等级:5.66Is Samacsys:N
放大器类型:OPERATIONAL AMPLIFIER最大平均偏置电流 (IIB):0.007 µA
标称共模抑制比:100 dB最大输入失调电压:5000 µV
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
长度:5.2 mm负供电电压上限:-18 V
标称负供电电压 (Vsup):-15 V功能数量:1
端子数量:8最高工作温度:80 °C
最低工作温度:-20 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:1.8 mm
标称压摆率:25 V/us供电电压上限:18 V
标称供电电压 (Vsup):15 V表面贴装:YES
技术:BIPOLAR温度等级:COMMERCIAL EXTENDED
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

UPC4093G2 数据手册

 浏览型号UPC4093G2的Datasheet PDF文件第2页浏览型号UPC4093G2的Datasheet PDF文件第3页浏览型号UPC4093G2的Datasheet PDF文件第4页浏览型号UPC4093G2的Datasheet PDF文件第5页浏览型号UPC4093G2的Datasheet PDF文件第6页浏览型号UPC4093G2的Datasheet PDF文件第7页 
DATA SHEET  
BIPOLAR ANALOG INTEGRATED CIRCUIT  
µPC4093  
J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER  
The µPC4093 operational amplifier is a high-speed version of the µPC4091. NEC's unique high-speed PNP  
transistor (fT = 300 MHz) in the output stage realizes a high slew rate of 25 V/µs under voltage-follower conditions  
without an oscillation problem. Zener-zap resistor trimming in the input stage produces excellent offset voltage and  
temperature drift characteristics.  
With AC performance characteristics that are two times better than conventional bi-FET operation amplifiers, the  
µPC4093 is ideal for fast integrators, active filters, and other high-speed circuit applications.  
FEATURES  
Stable operation with 220 pF capacitive load  
Low input offset voltage and offset voltage null  
capability  
Low noise : en = 19 nV/ Hz (TYP.)  
Output short circuit protection  
High input impedance ... J-FET Input Stage  
Internal frequency compensation  
High slew rate: 25 V/µs (TYP.)  
±2.5 mV (MAX.)  
±7 µV/°C (TYP.) temperature drift  
Very low input bias and offset currents  
ORDERING INFORMATION  
Part Number  
µPC4093C  
Package  
8-pin plastic DIP (300 mil)  
8-pin plastic SOP (225 mil)  
µPC4093G2  
EQUIVALENT CIRCUIT  
PIN CONFIGURATION  
(Top View)  
V+  
(7)  
PC4093C, 4093G2  
µ
OFFSET  
NULL  
1
8
NC  
V+  
Q
9
Q
Q
6
7
(2)  
I
I
I
2
3
4
7
6
5
I
OUT  
Q
1
Q
2
(6)  
+
C1  
I
N
OUT  
I
N
HIGH SPEED  
PNP  
(3)  
Q
10  
D1  
Q
5
OFFSET  
NULL  
V −  
Q
3
Q
4
(1)  
(5)  
Q
8
OFFSET  
NULL  
OFFSET  
NULL  
Remark NC : No Connection  
(4)  
V–  
TRIMMED  
The information in this document is subject to change without notice.  
Document No. G13906EJ1V0DS00 (1st edition)  
Date Published December 1998 N CP(K)  
Printed in Japan  
1998  
©

与UPC4093G2相关器件

型号 品牌 获取价格 描述 数据表
UPC4093G2-A NEC

获取价格

Operational Amplifier, 1 Func, 5000uV Offset-Max, BIPolar, PDSO8, 0.225 INCH, PLASTIC, SOP
UPC4093G2-E1 RENESAS

获取价格

UPC4093G2-E1
UPC4093G2-E2 RENESAS

获取价格

UPC4093G2-E2
UPC4093G2-E2-A RENESAS

获取价格

IC,OP-AMP,SINGLE,BIPOLAR/JFET,SOP,8PIN,PLASTIC
UPC4094 NEC

获取价格

Bipolar Analog Integrated Circuits
UPC4094C NEC

获取价格

J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER
UPC4094C RENESAS

获取价格

DUAL OP-AMP, 3000uV OFFSET-MAX, 6MHz BAND WIDTH, PDIP8, 0.300 INCH, PLASTIC, DIP-8
UPC4094C-A NEC

获取价格

Operational Amplifier, 2 Func, 3000uV Offset-Max, BIPolar, PDIP8, 0.300 INCH, PLASTIC, DIP
UPC4094G2 NEC

获取价格

J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER
UPC4094G2 RENESAS

获取价格

DUAL OP-AMP, 3000uV OFFSET-MAX, 6MHz BAND WIDTH, PDSO8, 0.225 INCH, PLASTIC, SOP-8