5秒后页面跳转
UPC4092G2 PDF预览

UPC4092G2

更新时间: 2024-10-13 22:49:27
品牌 Logo 应用领域
日电电子 - NEC 运算放大器输入元件
页数 文件大小 规格书
12页 88K
描述
J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER

UPC4092G2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.33.00.01
风险等级:5.63放大器类型:OPERATIONAL AMPLIFIER
最大平均偏置电流 (IIB):0.007 µA标称共模抑制比:100 dB
最大输入失调电压:5000 µVJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:5.2 mm
负供电电压上限:-18 V标称负供电电压 (Vsup):-15 V
功能数量:2端子数量:8
最高工作温度:80 °C最低工作温度:-20 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:1.8 mm标称压摆率:15 V/us
供电电压上限:18 V标称供电电压 (Vsup):15 V
表面贴装:YES技术:BIPOLAR
温度等级:COMMERCIAL EXTENDED端子面层:TIN LEAD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

UPC4092G2 数据手册

 浏览型号UPC4092G2的Datasheet PDF文件第2页浏览型号UPC4092G2的Datasheet PDF文件第3页浏览型号UPC4092G2的Datasheet PDF文件第4页浏览型号UPC4092G2的Datasheet PDF文件第5页浏览型号UPC4092G2的Datasheet PDF文件第6页浏览型号UPC4092G2的Datasheet PDF文件第7页 
DATA SHEET  
BIPOLAR ANALOG INTEGRATED CIRCUIT  
µPC4092  
J-FET INPUT LOW-OFFSET DUAL OPERATIONAL AMPLIFIER  
The µPC4092 dual operational amplifier offers high input impedance, low offset voltage, high slew rate, and stable  
AC operating characteristics. NEC's unique high-speed PNP transistor (fT = 300 MHz) in the output stage solves the  
oscillation problem of current sinking with a large capacitive load. Zener-zap resistor trimming in the input stage  
produces excellent offset voltage and temperature drift characteristics.  
FEATURES  
Stable operation with 10000 pF capacitive load  
Low input offset voltage  
Low noise : en = 19 nV/ Hz (TYP.)  
Output short circuit protection  
±3 mV (MAX.)  
High input impedance ... J-FET Input Stage  
Internal frequency compensation  
High slew rate: 15 V/µs (TYP.)  
±7 µV/°C (TYP.) temperature drift  
Very low input bias and offset currents  
ORDERING INFORMATION  
Part Number  
µPC4092C  
Package  
8-pin plastic DIP (300 mil)  
8-pin plastic SOP (225 mil)  
µPC4092G2  
EQUIVALENT CIRCUIT (1/2 Circuit)  
PIN CONFIGURATION  
(Top View)  
V +  
µ
PC4092C, 4092G2  
OUT1  
II1  
1
2
3
4
8
7
6
5
V +  
Q
Q
9
1
− +  
Q
Q
6
7
I
I
OUT2  
II2  
OUT  
Q
1
Q
2
2
+ −  
C1  
I
N
HIGH SPEED  
PNP  
10  
IN1  
D
1
Q
5
Q
3
Q
4
V −  
IN2  
Q
8
TRIMMED  
V −  
The information in this document is subject to change without notice.  
Document No. G13905EJ1V0DS00 (1st edition)  
Date Published December 1998 N CP(K)  
Printed in Japan  
1998  
©

与UPC4092G2相关器件

型号 品牌 获取价格 描述 数据表
UPC4092G2-E1 RENESAS

获取价格

IC,OP-AMP,DUAL,BIPOLAR/JFET,SOP,8PIN,PLASTIC
UPC4092G2-E1-A RENESAS

获取价格

High Stability, Low Offset Voltage J-FET Input Dual Operational Amplifier, SOP, /
UPC4092G2-T2 RENESAS

获取价格

IC,OP-AMP,DUAL,BIPOLAR/JFET,SOP,8PIN,PLASTIC
UPC4093 NEC

获取价格

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER
UPC4093C NEC

获取价格

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER
UPC4093C-A RENESAS

获取价格

IC,OP-AMP,SINGLE,BIPOLAR/JFET,DIP,8PIN,PLASTIC
UPC4093C-A NEC

获取价格

Operational Amplifier, 1 Func, 5000uV Offset-Max, BIPolar, PDIP8, 0.300 INCH, PLASTIC, DIP
UPC4093G2 NEC

获取价格

J-FET INPUT LOW-OFFSET OPERATIONAL AMPLIFIER
UPC4093G2-A NEC

获取价格

Operational Amplifier, 1 Func, 5000uV Offset-Max, BIPolar, PDSO8, 0.225 INCH, PLASTIC, SOP
UPC4093G2-E1 RENESAS

获取价格

UPC4093G2-E1