5秒后页面跳转
捷配首页

Datasheet > 电源电路 > 开关式稳压器或控制器> UCC28050P
UCC28050P PDF预览

UCC28050P

更新时间： 2024-11-05 04:48:15
品牌 Logo 应用领域
德州仪器 - TI 功率因数校正
页数 文件大小 规格书
28页 446K
描述
TRANSITION MODE PFC CONTRLLER

阅读下载

中文翻译

获取价格

UCC28050P 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：DIP
包装说明：DIP, DIP8,.3针数：8
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：1.57模拟集成电路 - 其他类型：POWER FACTOR CONTROLLER
控制模式：CURRENT-MODE控制技术：PULSE WIDTH MODULATION
最大输入电压：18 V最小输入电压：10 V
标称输入电压：12 VJESD-30 代码：R-PDIP-T8
JESD-609代码：e4长度：9.81 mm
湿度敏感等级：1功能数量：1
端子数量：8最高工作温度：85 °C
最低工作温度：-40 °C最大输出电流：0.75 A
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP8,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：260
认证状态：Not Qualified座面最大高度：3.9 mm
子类别：Switching Regulator or Controllers最大供电电流 (Isup)：4 mA
最大供电电压 (Vsup)：18 V表面贴装：NO
切换器配置：BOOST技术：BICMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.35 mmBase Number Matches：1

UCC28050P 数据手册

 浏览型号UCC28050P的Datasheet PDF文件第2页浏览型号UCC28050P的Datasheet PDF文件第3页浏览型号UCC28050P的Datasheet PDF文件第4页浏览型号UCC28050P的Datasheet PDF文件第5页浏览型号UCC28050P的Datasheet PDF文件第6页浏览型号UCC28050P的Datasheet PDF文件第7页 
CY7C093794V CY7C093894V CY7C09289V CY7C09369V CY7C09379V CY7C09389V3.3V 64K/128K  
Synchronous Dual-Port RAM  
x 36 and 128K/256K x 18  
CY7C0837V  
CY7C0830V/CY7C0831V  
CY7C0832V/CY7C0833V  
PRELIMINARY  
TM  
FLEx18 3.3V 32K/64K/128K/256K/512K x 18  
Synchronous Dual-Port RAM  
Functional Description  
Features  
• True dual-ported memory cells that allow simultaneous  
access of the same memory location  
• Synchronous pipelined operation  
• Family of 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit  
devices  
• Pipelined output mode allows fast operation  
• 0.18-micron CMOS for optimum speed and power  
• High-speed clock to data access  
• 3.3V low power  
The FLEx18 family includes 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit  
and 9-Mbit pipelined, synchronous, true dual-port static RAMs  
that are high-speed, low-power 3.3V CMOS. Two ports are  
provided, permitting independent, simultaneous access to any  
location in memory. The result of writing to the same location  
by more than one port at the same time is undefined. Registers  
on control, address, and data lines allow for minimal set-up  
and hold time.  
During a Read operation, data is registered for decreased  
cycle time. Each port contains a burst counter on the input  
address register. After externally loading the counter with the  
initial address, the counter will increment the address inter-  
nally (more details to follow). The internal Write pulse width is  
independent of the duration of the R/W input signal. The  
internal Write pulse is self-timed to allow the shortest possible  
cycle times.  
—Active as low as 225 mA (typ)  
— Standby as low as 55 mA (typ)  
• Mailbox function for message passing  
• Global master reset  
• Separate byte enables on both ports  
• Commercial and industrial temperature ranges  
• IEEE 1149.1-compatible JTAG boundary scan  
• 144-ball FBGA (13 mm × 13 mm) (1.0 mm pitch)  
• 120TQFP (14 mm x 14 mm x 1.4 mm)  
• Counter wrap around control  
A HIGH on CE0 or LOW on CE1 for one clock cycle will power  
down the internal circuitry to reduce the static power  
consumption. One cycle with chip enables asserted is required  
to reactivate the outputs.  
Additional features include: readback of burst-counter internal  
address value on address lines, counter-mask registers to  
control the counter wrap-around, counter interrupt (CNTINT)  
flags, readback of mask register value on address lines,  
retransmit functionality, interrupt flags for message passing,  
JTAG for boundary scan, and asynchronous Master Reset  
(MRST).  
— Internal mask register controls counter wrap-around  
— Counter-interrupt flags to indicate wrap-around  
— Memory block retransmit operation  
• Counter readback on address lines  
• Mask register readback on address lines  
• Dual Chip Enables on both ports for easy depth  
expansion  
The CY7C0833V device in this family has limited features.  
Please see Address Counter and Mask Register  
Operations[15] on page 6 for details.  
Table 1. Product Selection Guide  
Density  
512-Kbit  
(32K x 18)  
1-Mbit  
(64K x 18)  
2-Mbit  
(128K x 18)  
4-Mbit  
(256K x 18)  
9-Mbit  
(512K x 18)  
Part Number  
CY7C0837V  
167  
CY7C0830V  
CY7C0831V  
CY7C0832V  
CY7C0833V  
133  
Max. Speed (MHz)  
167  
4.0  
167  
4.0  
167  
4.0  
Max. Access Time - clock to Data (ns)  
Typical operating current (mA)  
Package  
4.0  
4.7  
225  
225  
225  
225  
270  
144 FBGA  
120 TQFP  
144 FBGA  
120 TQFP  
144 FBGA  
120 TQFP  
144 FBGA  
144 FBGA  
Cypress Semiconductor Corporation  
Document #: 38-06059 Rev. *K  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
July 06, 2004  
1234567...28

中文翻译

下载PDF

UCC28050P 替代型号

型号 品牌 替代类型 描述 数据表
UCC28051DR TI

类似代替

 TRANSITION MODE PFC CONTRLLER
UCC38050P TI

类似代替

 TRANSITION MODE PFC CONTRLLER
UCC38050D TI

类似代替

 TRANSITION MODE PFC CONTRLLER

与UCC28050P相关器件

型号 品牌 获取价格 描述 数据表
UCC28050PE4 TI

获取价格

 		TRANSITION MODE PFC CONTRLLER
UCC28051 TI

获取价格

 		TRANSITION MODE PFC CONTRLLER
UCC28051D TI

获取价格

 		TRANSITION MODE PFC CONTRLLER
UCC28051DG4 TI

获取价格

 		TRANSITION MODE PFC CONTROLLER
UCC28051DR TI

获取价格

 		TRANSITION MODE PFC CONTRLLER
UCC28051DRG4 TI

获取价格

 		TRANSITION MODE PFC CONTROLLER
UCC28051P TI

获取价格

 		TRANSITION MODE PFC CONTRLLER
UCC28051PE4 TI

获取价格

 		TRANSITION MODE PFC CONTRLLER
UCC28056 TI

获取价格

 		6 引脚高性能 CrM 和 DCM PFC 控制器
UCC28056ADBVR TI

获取价格

 		6 引脚高性能 CrM 和 DCM PFC 控制器 | DBV | 6 | -40 to

与UCC28050P相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证