5秒后页面跳转
U62256ADA10 PDF预览

U62256ADA10

更新时间: 2024-11-05 05:53:15
品牌 Logo 应用领域
ZMD 静态存储器
页数 文件大小 规格书
10页 164K
描述
STANDARD 32K X 8 SRAM

U62256ADA10 数据手册

 浏览型号U62256ADA10的Datasheet PDF文件第2页浏览型号U62256ADA10的Datasheet PDF文件第3页浏览型号U62256ADA10的Datasheet PDF文件第4页浏览型号U62256ADA10的Datasheet PDF文件第5页浏览型号U62256ADA10的Datasheet PDF文件第6页浏览型号U62256ADA10的Datasheet PDF文件第7页 
U62256A  
Standard 32K x 8 SRAM  
Description  
Features  
falling edge of W, or by the rising  
edge of E, respectively.  
! 32768x8 bit static CMOS RAM  
! Access times 70 ns, 100 ns  
! Common data inputs and  
data outputs  
The U62256A is a static RAM  
manufactured using a CMOS pro-  
cess technology with the following  
operating modes:  
Data retention is guaranteed down  
to 2 V. With the exception of E, all  
inputs consist of NOR gates, so  
that no pull-up/pull-down resistors  
are required.  
! Three-state outputs  
- Read  
- Write  
- Standby  
! Typ. operating supply current  
70 ns: 50 mA  
- Data Retention  
The memory array is based on a  
6-transistor cell.  
100 ns: 40 mA  
! TTL/CMOS-compatible  
! Automatical reduction of power  
dissipation in long Read Cycles  
The circuit is activated by the fal-  
ling edge of E. The address and  
control inputs open simultaneously.  
According to the information of W  
and G, the data inputs, or outputs,  
are active. In a Read cycle, the  
data outputs are activated by the  
falling edge of G, afterwards the  
data word read will be available at  
the outputs DQ0-DQ7. After the  
address change, the data outputs  
go High-Z until the new information  
read is available. The data outputs  
have not preferred state.  
+
! Power supply voltage 5 V 10 %  
! Operating temperature ranges  
0 to 70 °C  
-40 to 85 °C  
-40 to 125 °C  
! QS 9000 Quality Standard  
! ESD protection > 2000 V  
(MIL STD 883C M3015.7)  
! Latch-up immunity >100 mA  
! Packages: PDIP28 (600 mil)  
SOP28 (330 mil)  
The Read cycle is finished by the  
Pin Configuration  
Pin Description  
1
2
3
4
5
6
7
8
VCC  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
A14  
A12  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
W
A13  
A8  
A9  
A11  
Signal Name Signal Description  
A0 - A14  
DQ0 - DQ7  
Address Inputs  
Data In/Out  
G
A10  
Chip Enable  
PDIP  
SOP  
E
Output Enable  
Write Enable  
Power Supply Voltage  
Ground  
G
W
VCC  
VSS  
9
E
DQ7  
DQ6  
DQ5  
DQ4  
DQ3  
10  
11  
12  
13  
14  
A0  
DQ0  
DQ1  
DQ2  
VSS  
Top View  
April 20, 2004  
1

与U62256ADA10相关器件

型号 品牌 获取价格 描述 数据表
U62256ADA10G1 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADA10LL ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADA10LLG1 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC07 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC07G1 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC07LL ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC07LLG1 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC10 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC10G1 ZMD

获取价格

STANDARD 32K X 8 SRAM
U62256ADC10LL ZMD

获取价格

STANDARD 32K X 8 SRAM