MAIN FEATURES
! 8-bit resolution.
! 500 Msps (min) sampling rate.
! 1.3 GHz full power input bandwidth.
! Band Flatness: TBD
! Input VSWR (packaged device): TBD
! SINAD = 45 dB (7.2 Effective Bits), SFDR = 54 dBc
@ FS = 500 Msps, FIN = 20 MHz :
! SINAD = 43 dB (7.1 Effective Bits), SFDR = 53 dBc
@ FS = 500 Msps, FIN = 250 MHz :
! SINAD = 42 dB (7.0 Effective Bits), SFDR = 52 dBc
@ FS = 500 Msps, FIN = 500 MHz (-3 dB FS)
! 2-tone IMD : TBD (199.5 MHz, 200.5 MHz) @ 500 MSPS.
! DNL = ± 0.3 LSB
INL = ± 0.7 LSB.
! Low Bit Error Rate (10-13 ) @ 500 Msps, Tj = 90°C
! Power consumption : 3.8 W @ Tj = 70°C Typical
! 500 mVpp differential or single-ended analog inputs.
! Differential or single-ended 50Ω ECL compatible clock inputs.
! ECL or LVDS/HSTL output compatibility.
! ADC gain adjust.
! Data ready output with asynchronous reset.
! Gray or Binary selectable output data ; NRZ output mode.
ADC 8-bit 500 Msps
TS8308500
APPLICATIONS
! Digital Sampling Oscilloscopes.
! Satellite receiver.
! Electronic countermeasures / Electronic warfare.
! Direct RF down–conversion.
1/ Evaluation board :
TSEV8308500
Detailed specification on request.
SCREENING
! Atmel-Grenoble standard screening level
! Temperature range: up to 0°C < Tc ; Tj < +90°C
2/ Demultiplexer : parallel 8-bit 2 Gsps
TS81102G0 : companion device available
DESCRIPTION
The TS8308500 is a monolithic 8–bit analog–to–digital converter, designed for
digitizing wide bandwidth analog signals at very high sampling rates of up to 500
Msps.
The TS8308500 is using an innovative architecture, including an on chip Sample
and Hold (S/H), and is fabricated with an advanced high speed bipolar process.
The on–chip S/H has a 1.3 GHz full power input bandwidth, providing excellent
dynamic performance in undersampling applications (High IF digitizing).
G Suffix : CBGA 72
Ceramic Ball Grid Array
January 2002
With decoupling R and C on the package
Product Specification β-site