5秒后页面跳转
TQ2059 PDF预览

TQ2059

更新时间: 2024-02-01 04:09:41
品牌 Logo 应用领域
TRIQUINT 时钟发生器
页数 文件大小 规格书
6页 199K
描述
High-Frequency Clock Generator

TQ2059 技术参数

生命周期:Active包装说明:QCCJ, LDCC28,.5SQ
Reach Compliance Code:compliant风险等级:5.8
Is Samacsys:NJESD-30 代码:S-PQCC-J28
端子数量:28最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:5 V认证状态:Not Qualified
子类别:Clock Generators最大压摆率:120 mA
标称供电电压:5 V表面贴装:YES
技术:GAAS温度等级:COMMERCIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:QUADBase Number Matches:1

TQ2059 数据手册

 浏览型号TQ2059的Datasheet PDF文件第2页浏览型号TQ2059的Datasheet PDF文件第3页浏览型号TQ2059的Datasheet PDF文件第4页浏览型号TQ2059的Datasheet PDF文件第5页浏览型号TQ2059的Datasheet PDF文件第6页 
T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R , I N C .  
TQ2059  
Figure 1. Pinout Diagram  
High-Frequency  
Clock Generator  
10  
7
5
11  
9
8
6
VDD  
NC  
12  
13  
14  
15  
16  
17  
18  
NC  
NC  
NC  
NC  
NC  
NC  
4
3
Features  
Phase  
VCO  
÷10  
÷2  
Detector  
MUX  
• Output frequency range:  
200 MHz to 350 MHz  
TEST1  
TEST2  
2
• One differential PECL output:  
600 mV (min) swing  
MUX  
1
Control  
NC  
28  
27  
26  
• Common-mode voltage:  
V
V
DD –1.2 V (max),  
DD –1.6 V (min)  
NC  
GND  
• Period-to-period output jitter:  
30 ps peak-to-peak (typ)  
AVDD  
120 ps peak-to-peak (max)  
19  
20  
23  
25  
21  
22  
24  
• Reference clock input:  
20 MHz to 35 MHz TTL-level  
crystal oscillator  
TriQuint’s TQ2059 is a high-frequency clock generator. It utilizes a 20 MHz  
to 35 MHz TTL input to generate a 200 MHz to 350 MHz PECL output. The  
TQ2059 has a completely self-contained Phase-Locked Loop (PLL) running  
at 400 MHz to 700 MHz. This stable PLL allows for a low period-to-period  
output jitter of 120 ps (max), and enables tight duty-cycle control of 55%to  
45% (worst case).  
• Self-contained loop filter  
• Optional 200-ohm pull-down  
resistors for AC-coupled outputs  
• +5 V power supply  
• 28-pin J-lead surface-mount  
package  
The TQ2059 provides optional 200-ohm on-chip pull-down resistors which  
are useful if the output is AC-coupled to the device being driven. In order  
to use these resistors, pin 20 (PDR2) should be connected to pin 21 (QN),  
and pin 23 (PDR1) should be connected to pin 22 (Q).  
• Ideal for designs based on DEC  
Alpha AXPprocessors  
Various test modes on the chip simplify debug and testing of systems by  
slowing the clock output or by bypassing the PLL.  
1
For additional information and latest specifications, see our website: www.triquint.com  

与TQ2059相关器件

型号 品牌 获取价格 描述 数据表
TQ2059-MC ETC

获取价格

CPU System Clock Generator
TQ2060 TRIQUINT

获取价格

High-Frequency Clock Generator
TQ2060-MC ETC

获取价格

CPU System Clock Generator
TQ2061 TRIQUINT

获取价格

High-Frequency Clock Generator
TQ2061-MC ETC

获取价格

CPU System Clock Generator
TQ21010000J0G AMPHENOL

获取价格

Barrier Strip Terminal Block
TQ21012000J0G AMPHENOL

获取价格

Barrier Strip Terminal Block
TQ21013000J0G AMPHENOL

获取价格

Barrier Strip Terminal Block
TQ21014000J0G AMPHENOL

获取价格

Barrier Strip Terminal Block
TQ2101C000J0G AMPHENOL

获取价格

Barrier Strip Terminal Block