5秒后页面跳转
TNETV2666ACLZWT PDF预览

TNETV2666ACLZWT

更新时间: 2024-11-27 11:08:03
品牌 Logo 应用领域
德州仪器 - TI 时钟动态存储器双倍数据速率控制器微控制器微控制器和处理器外围集成电路数字信号处理器
页数 文件大小 规格书
247页 1246K
描述
C64x+ 定点 DSP- 高达 600MHz、16/8 位 EMIFA、32/16 位 DDR2、SDRAM | ZWT | 361 | 0 to 0

TNETV2666ACLZWT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:LFBGA,针数:361
Reach Compliance Code:compliant风险等级:5.56
地址总线宽度:13桶式移位器:NO
边界扫描:YES最大时钟频率:30 MHz
外部数据总线宽度:32格式:FIXED POINT
内部总线架构:MULTIPLEJESD-30 代码:S-PBGA-B361
JESD-609代码:e1长度:16 mm
低功率模式:YES湿度敏感等级:3
端子数量:361最高工作温度:90 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:LFBGA封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
座面最大高度:1.4 mm最大供电电压:1.26 V
最小供电电压:1.14 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:16 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

TNETV2666ACLZWT 数据手册

 浏览型号TNETV2666ACLZWT的Datasheet PDF文件第2页浏览型号TNETV2666ACLZWT的Datasheet PDF文件第3页浏览型号TNETV2666ACLZWT的Datasheet PDF文件第4页浏览型号TNETV2666ACLZWT的Datasheet PDF文件第5页浏览型号TNETV2666ACLZWT的Datasheet PDF文件第6页浏览型号TNETV2666ACLZWT的Datasheet PDF文件第7页 
TMS320C6424  
www.ti.com  
SPRS347DMARCH 2007REVISED DECEMBER 2009  
TMS320C6424 Fixed-Point Digital Signal Processor  
Check for Samples: TMS320C6424  
1 TMS320C6424 Fixed-Point Digital Signal Processor  
1.1 Features  
1
• High-Performance Digital Signal Processor  
(C6424)  
• C64x+ L1/L2 Memory Architecture  
– 256K-Bit (32K-Byte) L1P Program  
RAM/Cache [Flexible Allocation]  
– 640K-Bit (80K-Byte) L1D Data RAM/Cache  
[Flexible Allocation]  
– 1M-Bit (128K-Byte) L2 Unified Mapped  
RAM/Cache [Flexible Allocation]  
– 2.5-, 2-, 1.67-, 1.43-ns Instruction Cycle Time  
– 400-, 500-, 600-, 700-MHz C64x+™ Clock Rate  
– Eight 32-Bit C64x+ Instructions/Cycle  
– 3200, 4000, 4800, 5600 MIPS  
– Fully Software-Compatible With C64x  
– Commercial and Automotive (Q or S suffix)  
Grades  
• Endianess: Supports Both Little Endian and  
Big Endian  
• External Memory Interfaces (EMIFs)  
– Low-Power Device (L suffix)  
– 32-Bit DDR2 SDRAM Memory Controller With  
256M-Byte Address Space (1.8-V I/O)  
• VelociTI.2™ Extensions to VelociTI™  
Advanced Very-Long-Instruction-Word (VLIW)  
TMS320C64x+™ DSP Core  
Supports up to 333-MHz (data rate) bus  
and interfaces to DDR2-400 SDRAM  
– Eight Highly Independent Functional Units  
With VelociTI.2 Extensions:  
– Asynchronous 16-Bit Wide EMIF (EMIFA)  
With up to 128M-Byte Address Reach  
Six ALUs (32-/40-Bit), Each Supports  
Single 32-Bit, Dual 16-Bit, or Quad 8-Bit  
Arithmetic per Clock Cycle  
Flash Memory Interfaces  
NOR (8-/16-Bit-Wide Data)  
NAND (8-/16-Bit-Wide Data)  
Two Multipliers Support Four 16 x 16-Bit  
Multiplies (32-Bit Results) per Clock  
Cycle or Eight 8 x 8-Bit Multiplies (16-Bit  
Results) per Clock Cycle  
• Enhanced Direct-Memory-Access (EDMA)  
Controller (64 Independent Channels)  
• Two 64-Bit General-Purpose Timers (Each  
Configurable as Two 32-Bit Timers)  
– Load-Store Architecture With Non-Aligned  
Support  
– 64 32-Bit General-Purpose Registers  
– Instruction Packing Reduces Code Size  
– All Instructions Conditional  
• One 64-Bit Watch Dog Timer  
• Two UARTs (One with RTS and CTS Flow  
Control)  
• Master/Slave Inter-Integrated Circuit (I2C Bus™)  
– Additional C64x+™ Enhancements  
• Two Multichannel Buffered Serial Ports  
(McBSPs)  
Protected Mode Operation  
Exceptions Support for Error Detection  
and Program Redirection  
– I2S and TDM  
– AC97 Audio Codec Interface  
– SPI  
– Standard Voice Codec Interface (AIC12)  
– Telecom Interfaces – ST-Bus, H-100  
– 128 Channel Mode  
Hardware Support for Modulo Loop  
Auto-Focus Module Operation  
• C64x+ Instruction Set Features  
– Byte-Addressable (8-/16-/32-/64-Bit Data)  
– 8-Bit Overflow Protection  
• Multichannel Audio Serial Port (McASP0)  
– Four Serializers and SPDIF (DIT) Mode  
• 16-Bit Host-Port Interface (HPI)  
• 32-Bit 33-MHz, 3.3-V Peripheral Component  
Interconnect (PCI) Master/Slave Interface  
– Bit-Field Extract, Set, Clear  
– Normalization, Saturation, Bit-Counting  
– VelociTI.2 Increased Orthogonality  
– C64x+ Extensions  
Compact 16-bit Instructions  
Additional Instructions to Support  
Complex Multiplies  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2007–2009, Texas Instruments Incorporated  
 
 

与TNETV2666ACLZWT相关器件

型号 品牌 获取价格 描述 数据表
TNETV2666FIDZWT TI

获取价格

C64x+ 定点 DSP- 高达 600MHz、16/8 位 EMIFA、32/16 位
TNETV2666INZWT TI

获取价格

C64x+ 定点 DSP- 高达 600MHz、16/8 位 EMIFA、32/16 位
TNETV2667FIBZWT TI

获取价格

C64x+ 定点 DSP- 高达 600MHz、16/8 位 EMIFA、32/16 位
TNETV2667FIDZWT TI

获取价格

C64x+ 定点 DSP- 高达 600MHz、16/8 位 EMIFA、32/16 位
TNETV2667ZWT TI

获取价格

C64x+ 定点 DSP- 高达 600MHz、16/8 位 EMIFA、32/16 位
TNETV6421INZDU4 TI

获取价格

C64x+ 定点 DSP- 高达 600MHz、8 位 EMIFA、16 位 DDR2、S
TNETV6435INZWTQ5 TI

获取价格

数字媒体处理器,性能高达 4800MIPS、600MHz 时钟速率、1 个 McASP、1
TNETV6437INZWTQ5 TI

获取价格

数字媒体处理器,性能高达 4800MIPS、600MHz 时钟速率、1 个 McASP、2
TNETV6446AINZWT TI

获取价格

达芬奇数字媒体片上系统 | ZWT | 361 | 0 to 85
TNETV6446AINZWT8 TI

获取价格

达芬奇数字媒体片上系统 | ZWT | 361 | 0 to 85