Datasheet > TN1219

TN1219

更新时间： 2024-11-11 14:57:55

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
36页	1437K
描述
LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

TN1219 数据手册

LatticeECP3 and Marvell 10 Gbps

Physical/MAC Layer Interoperability

July 2010

Technical Note TN1219

Introduction

This technical note describes a Physical/MAC Layer 10-Gigabit Ethernet interoperability test between a

LatticeECP3™ device and the Marvell Alaska 88X2040 device. The test exercises the Physical/MAC Layer (up to

the MAC client interface) of the 10-Gigabit Ethernet protocol stack on the LatticeECP3 device.

Specifically, the document discusses the following topics:

• Overview of LatticeECP3™ devices and Marvell Alaska 88X2040 devices

• Physical/MAC layer interoperability setup, testing, and results

XAUI Interoperability

XAUI is a high-speed interconnect that offers reduced pin count and the ability to drive up to 20” of PCB trace on

standard FR-4 material. In order to connect a 10-Gigabit Ethernet MAC to an off-chip PHY device, an XGMII inter-

face is used. The XGMII is a low-speed parallel interface for short range (approximately 2”) interconnects.

XAUI interoperability is based on the 10-Gigabit Ethernet standard (IEEE Standard 802.3ae-2002). Two XAUI link

partners can be directly plugged into a XAUI backplane. Both boards are capable of generating and checking pack-

ets.

The board that sources packets is capable of keeping a detailed count of the number of packets transmitted while

the sink board is capable of keeping detailed statistics on the number of packets received and errors associated

with the packets. The XAUI backplane is also called the XAUI test channel. A typical test setup is shown in

Figure 1.

Each reference station must be a line card that is directly plugged into the XAUI test channel. Both DUTs are

required to have their own clock domain. Synchronous clocking (distributing a single clock to the two DUTs) is not

allowed. Local management indicators on the DUT (reference stations) that provide information on link level errors,

such as CRC errors, are also needed. A DUT is called a Type #1 device if it is capable of transmitting and checking

packets.

A DUT is called a Type #2a device if it receives packets and does a RX to TX loopback through the XGMII and

sends the packets back to the transmitting station, which is a Type #1 device. The Type #1 device then checks the

received packets for errors. Figure 1 shows a setup where one DUT is of Type #1 and the other is of Type #2a.

The LatticeECP3 and Marvell Alaska 88X2040 interoperability exercises the LatticeECP3 Physical and MAC lay-

ers.

or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

www.latticesemi.com

tn1219_01.0

12 3 4 5 6 7...36

中文翻译

下载PDF

与TN1219相关器件

型号	品牌	获取价格	描述	数据表
TN1220	LATTICE	获取价格	LatticeXP2 Dual Boot Feature
TN1220-600B-TR	STMICROELECTRONICS	获取价格	SENSITIVE & STANDARD(12A SCRs)
TN1220-600H-TR	STMICROELECTRONICS	获取价格	SENSITIVE & STANDARD(12A SCRs)
TN1220-700B-TR	STMICROELECTRONICS	获取价格	SENSITIVE & STANDARD(12A SCRs)
TN1220-700H-TR	STMICROELECTRONICS	获取价格	SENSITIVE & STANDARD(12A SCRs)
TN1220J	LATTICE	获取价格	LatticeXP2 Dual Boot Feature
TN12-2P40	FERROXCUBE	获取价格	Iron powder toroids
TN12-2P50	FERROXCUBE	获取价格	Iron powder toroids
TN12-2P65	FERROXCUBE	获取价格	Iron powder toroids
TN12-2P80	FERROXCUBE	获取价格	Iron powder toroids

与TN1219相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

24
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

24
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

50
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

40

产品中心

服务支持

精选活动

关于我们

帮助中心

TN1219

TN1219 数据手册

与TN1219相关器件

与TN1219相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TN1219

TN1219 数据手册

与TN1219相关器件

与TN1219相关文章

您还可以找

您在本页遇到什么问题？