5秒后页面跳转
TMS320TCI100BCLZA7 PDF预览

TMS320TCI100BCLZA7

更新时间: 2024-10-27 11:58:23
品牌 Logo 应用领域
德州仪器 - TI 微控制器和处理器外围集成电路数字信号处理器时钟
页数 文件大小 规格书
137页 1925K
描述
FIXED-PIONT DIGTAL SIGNAL PROCESSOR

TMS320TCI100BCLZA7 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:BGA包装说明:23 X 23 MM, 0.80 MM PITCH, GREEN, PLASTIC, BGA-532
针数:532Reach Compliance Code:compliant
ECCN代码:3A001.A.3HTS代码:8542.31.00.01
风险等级:5.75Is Samacsys:N
其他特性:ALSO REQUIRES 3.3V SUPPLY地址总线宽度:23
桶式移位器:NO位大小:32
边界扫描:YES最大时钟频率:75.19 MHz
外部数据总线宽度:64格式:FIXED POINT
内部总线架构:MULTIPLEJESD-30 代码:S-PBGA-B532
JESD-609代码:e1长度:23 mm
低功率模式:YES湿度敏感等级:4
端子数量:532最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA532,26X26,32
封装形状:SQUARE封装形式:GRID ARRAY, FINE PITCH
峰值回流温度(摄氏度):260电源:1.2,3.3 V
认证状态:Not QualifiedRAM(字数):262144
座面最大高度:3.3 mm子类别:Digital Signal Processors
最大供电电压:1.24 V最小供电电压:1.16 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:23 mm
uPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHERBase Number Matches:1

TMS320TCI100BCLZA7 数据手册

 浏览型号TMS320TCI100BCLZA7的Datasheet PDF文件第2页浏览型号TMS320TCI100BCLZA7的Datasheet PDF文件第3页浏览型号TMS320TCI100BCLZA7的Datasheet PDF文件第4页浏览型号TMS320TCI100BCLZA7的Datasheet PDF文件第5页浏览型号TMS320TCI100BCLZA7的Datasheet PDF文件第6页浏览型号TMS320TCI100BCLZA7的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢀꢆ ꢇ ꢈꢅꢅ  
ꢉ ꢇꢊ ꢋꢌꢍꢎꢏ ꢇ ꢐꢀ ꢌꢇ ꢑꢇ ꢀꢒꢓ ꢂꢇ ꢑ ꢐꢒꢓ ꢎꢔ ꢏ ꢆꢋ ꢂ ꢂꢏ ꢔ  
SPRS218I − MAY 2003 − REVISED APRIL 2009  
Highest-Performance Fixed-Point Digital  
Signal Processors (DSPs)  
− 1.67-, 1.39-ns Instruction Cycle Time  
− 600-, 720-MHz Clock Rate  
− Eight 32-Bit Instructions/Cycle  
− Twenty-Eight Operations/Cycle  
− 4800, 5760 MIPS  
− Fully Software-Compatible With C62x  
− TCI100/C6416 Pin-Compatible  
− Extended Temperature Devices Available  
− 8M-Bit (1024K-Byte) L2 Unified Mapped  
RAM/Cache (Flexible Allocation)  
Two External Memory Interfaces (EMIFs)  
− One 64-Bit (EMIFA), One 16-Bit (EMIFB)  
− Glueless Interface to Asynchronous  
Memories (SRAM and EPROM) and  
Synchronous Memories (SDRAM,  
SBSRAM, ZBT SRAM, and FIFO)  
− 1280M-Byte Total Addressable External  
Memory Space  
VelociTI.2Extensions to VelociTI  
Advanced Very-Long-Instruction-Word  
(VLIW) TMS320C64xDSP Core  
− Eight Highly Independent Functional  
Units With VelociTI.2Extensions:  
− Six ALUs (32-/40-Bit), Each Supports  
Single 32-Bit, Dual 16-Bit, or Quad  
8-Bit Arithmetic per Clock Cycle  
− Two Multipliers Support  
Enhanced Direct-Memory-Access (EDMA)  
Controller (64 Independent Channels)  
Host-Port Interface (HPI)  
− User-Configurable Bus Width (32-/16-Bit)  
32-Bit/33-MHz, 3.3-V PCI Master/Slave  
Interface Conforms to PCI Specification 2.2  
− Three PCI Bus Address Registers:  
Prefetchable Memory  
Non-Prefetchable Memory I/O  
Four 16 x 16-Bit Multiplies  
(32-Bit Results) per Clock Cycle or  
Eight 8 x 8-Bit Multiplies  
− Four-Wire Serial EEPROM Interface  
− PCI Interrupt Request Under DSP  
Program Control  
(16-Bit Results) per Clock Cycle  
− Non-Aligned Load-Store Architecture  
− 64 32-Bit General-Purpose Registers  
− Instruction Packing Reduces Code Size  
− All Instructions Conditional  
− DSP Interrupt Via PCI I/O Cycle  
Three Multichannel Buffered Serial Ports  
− Direct Interface to T1/E1, MVIP, SCSA  
Framers  
− Up to 256 Channels Each  
Instruction Set Features  
− Byte-Addressable (8-/16-/32-/64-Bit Data)  
− 8-Bit Overflow Protection  
− ST-Bus-Switching-, AC97-Compatible  
− Serial Peripheral Interface (SPI)  
Compatible (Motorola)  
− Bit-Field Extract, Set, Clear  
− Normalization, Saturation, Bit-Counting  
− VelociTI.2Increased Orthogonality  
VCP  
− Supports Over 600 7.95-Kbps AMR  
− Programmable Code Parameters  
Three 32-Bit General-Purpose Timers  
UTOPIA  
− UTOPIA Level 2 Slave ATM Controller  
− 8-Bit Transmit and Receive Operations  
up to 50 MHz per Direction  
− User-Defined Cell Format up to 64 Bytes  
TCP  
− Supports up to Seven 2-Mbps 3GPP  
(6 Iterations)  
− Programmable Turbo Code and  
Decoding Parameters  
Sixteen General-Purpose I/O (GPIO) Pins  
Flexible PLL Clock Generator  
IEEE-1149.1 (JTAG )  
Boundary-Scan-Compatible  
L1/L2 Memory Architecture  
− 128K-Bit (16K-Byte) L1P Program Cache  
(Direct Mapped)  
− 128K-Bit (16K-Byte) L1D Data Cache  
(2-Way Set-Associative)  
532-Pin Ball Grid Array (BGA) Package  
(GLZ, ZLZ, CLZ Suffixes), 0.8-mm Ball Pitch  
0.09-µm/7-Level Cu Metal Process (CMOS)  
3.3-V I/Os, 1.1-V Internal (600 MHz)  
3.3-V I/Os, 1.2-V Internal (720 MHz)  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.  
Motorola is a trademark of Motorola, Inc.  
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.  
ꢀꢡ  
Copyright 2009, Texas Instruments Incorporated  
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与TMS320TCI100BCLZA7相关器件

型号 品牌 获取价格 描述 数据表
TMS320TCI100BGLZ6 TI

获取价格

FIXED-PIONT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BGLZ7 TI

获取价格

FIXED-PIONT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BGLZA6 TI

获取价格

FIXED-PIONT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BGLZA7 TI

获取价格

FIXED-PIONT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BQCLZ TI

获取价格

FIXED-POINT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BQCLZA TI

获取价格

FIXED-POINT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BQGLZ TI

获取价格

FIXED-POINT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BQGLZA TI

获取价格

FIXED-POINT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BQZLZ TI

获取价格

FIXED-POINT DIGTAL SIGNAL PROCESSOR
TMS320TCI100BQZLZA TI

获取价格

FIXED-POINT DIGTAL SIGNAL PROCESSOR