Support &
Community
Product
Folder
Order
Now
Tools &
Software
Technical
Documents
TMS320F28379S, TMS320F28378S, TMS320F28377S
TMS320F28376S, TMS320F28375S, TMS320F28374S
SPRS881I –AUGUST 2014–REVISED JUNE 2020
TMS320F2837xS Microcontrollers
1 Device Overview
1.1 Features
1
– Four Serial Communications Interfaces
• TMS320C28x 32-bit CPU
– 200 MHz
(SCI/UART) (pin-bootable)
– Two I2C interfaces (pin-bootable)
• Analog subsystem
– IEEE 754 single-precision Floating-Point Unit
(FPU)
– Up to four Analog-to-Digital Converters (ADCs)
– 16-bit mode
– Trigonometric Math Unit (TMU)
– Viterbi/Complex Math Unit (VCU-II)
• Programmable Control Law Accelerator (CLA)
– 200 MHz
–
1.1 MSPS each (up to 4.4-MSPS system
throughput)
–
–
Differential inputs
Up to 12 external channels
– IEEE 754 single-precision floating-point
instructions
– 12-bit mode
– Executes code independently of main CPU
• On-chip memory
–
3.5 MSPS each (up to 14-MSPS system
throughput)
– 512KB (256KW) or 1MB (512KW) of flash
(ECC-protected)
– 132KB (66KW) or 164KB (82KW) of RAM
(ECC-protected or parity-protected)
–
–
Single-ended inputs
Up to 24 external channels
– Single Sample-and-Hold (S/H) on each ADC
– Dual-zone security supporting third-party
development
– Hardware-integrated post-processing of ADC
conversions
– Unique identification number
• Clock and system control
–
–
–
Saturating offset calibration
Error from setpoint calculation
High, low, and zero-crossing compare,
with interrupt capability
– Two internal zero-pin 10-MHz oscillators
– On-chip crystal oscillator
–
Trigger-to-sample delay capture
– Windowed watchdog timer module
– Missing clock detection circuitry
• 1.2-V core, 3.3-V I/O design
• System peripherals
– Eight windowed comparators with 12-bit Digital-
to-Analog Converter (DAC) references
– Three 12-bit buffered DAC outputs
• Enhanced control peripherals
– Two External Memory Interfaces (EMIFs) with
ASRAM and SDRAM support
– 24 PWM channels with enhanced features
– 16 High-Resolution Pulse Width Modulator
(HRPWM) channels
– 6-channel Direct Memory Access (DMA)
controller
– High resolution on both A and B channels of
8 PWM modules
– Dead-band support (on both standard and
high resolution)
– Up to 169 individually programmable,
multiplexed General-Purpose Input/Output
(GPIO) pins with input filtering
– Expanded Peripheral Interrupt controller (ePIE)
– Six Enhanced Capture (eCAP) modules
– Three Enhanced Quadrature Encoder Pulse
(eQEP) modules
– Eight Sigma-Delta Filter Module (SDFM) input
channels, 2 parallel filters per channel
– Multiple Low-Power Mode (LPM) support with
external wakeup
• Communications peripherals
– USB 2.0 (MAC + PHY)
– Support for 12-pin 3.3 V-compatible Universal
Parallel Port (uPP) interface
– Standard SDFM data filtering
– Comparator filter for fast action for out of
range
– Two Controller Area Network (CAN) modules
(pin-bootable)
– Three high-speed (up to 50-MHz) SPI ports (pin-
bootable)
– Two Multichannel Buffered Serial Ports
(McBSPs)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.