TMS320C6421
Fixed-Point Digital Signal Processor
www.ti.com
SPRS346A–JANUARY 2007–REVISED MARCH 2007
1 TMS320C6421 Fixed-Point Digital Signal Processor
1.1 Features
[Flexible Allocation]
512K-Bit (64K-Byte) L2 Unified Mapped
RAM/Cache [Flexible Allocation]
•
High-Performance Digital Signal Processor
(C6421)
–
–
–
–
–
–
–
2.5-, 2.-, 1.67-ns Instruction Cycle Time
400-, 500-, 600-MHz C64x+™ Clock Rate
Eight 32-Bit C64x+ Instructions/Cycle
3200, 4000, 4800 MIPS
Fully Software-Compatible With C64x
Commercial and Extended Temperature
Ranges
•
•
Endianess: Supports Both Little Endian and
Big Endian
External Memory Interfaces (EMIFs)
–
16-Bit DDR2 SDRAM Memory Controller
With 128M-Byte Address Space (1.8-V I/O)
Asynchronous 8-Bit-Wide EMIF (EMIFA)
With up to 64M-Byte Address Reach
–
•
VelociTI.2™ Extensions to VelociTI™
Advanced Very-Long-Instruction-Word (VLIW)
TMS320C64x+™ DSP Core
•
Flash Memory Interfaces
•
•
NOR (8-Bit-Wide Data)
NAND (8-Bit-Wide Data)
–
Eight Highly Independent Functional Units
With VelociTI.2 Extensions:
•
•
Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
•
Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad 8-Bit
Arithmetic per Clock Cycle
Two 64-Bit General-Purpose Timers (Each
Configurable as Two 32-Bit Timers)
•
Two Multipliers Support Four 16 x 16-Bit
Multiplies (32-Bit Results) per Clock
Cycle or Eight 8 x 8-Bit Multiplies (16-Bit
Results) per Clock Cycle
•
•
•
One 64-Bit Watch Dog Timer
One UART With RTS and CTS Flow Control
Master/Slave Inter-Integrated Circuit
(I2C Bus™)
–
Load-Store Architecture With Non-Aligned
Support
•
Multichannel Buffered Serial Port (McBSP0)
–
–
–
–
64 32-Bit General-Purpose Registers
Instruction Packing Reduces Code Size
All Instructions Conditional
–
–
–
–
–
–
I2S and TDM
AC97 Audio Codec Interface
SPI
Standard Voice Codec Interface (AIC12)
Telecom Interfaces – ST-Bus, H-100
128 Channel Mode
Additional C64x+™ Enhancements
•
•
Protected Mode Operation
Exceptions Support for Error Detection
and Program Redirection
•
Multichannel Audio Serial Port (McASP0)
Four Serializers and SPDIF (DIT) Mode
•
Hardware Support for Modulo Loop
Auto-Focus Module Operation
–
•
•
16-Bit Host-Port Interface (HPI)
•
C64x+ Instruction Set Features
10/100 Mb/s Ethernet MAC (EMAC)
–
–
–
–
–
–
Byte-Addressable (8-/16-/32-/64-Bit Data)
8-Bit Overflow Protection
Bit-Field Extract, Set, Clear
Normalization, Saturation, Bit-Counting
VelociTI.2 Increased Orthogonality
C64x+ Extensions
–
–
IEEE 802.3 Compliant
Supports Multiple Media Independent
Interfaces (MII, RMII)
–
Management Data I/O (MDIO) Module
•
•
•
•
•
•
VLYNQ™ Interface (FPGA Interface)
Three Pulse Width Modulator (PWM) Outputs
On-Chip ROM Bootloader
•
•
Compact 16-bit Instructions
Additional Instructions to Support
Complex Multiplies
Individual Power-Savings Modes
Flexible PLL Clock Generators
•
C64x+ L1/L2 Memory Architecture
–
128K-Bit (16K-Byte) L1P Program
RAM/Cache [Flexible Allocation]
IEEE-1149.1 (JTAG™)
Boundary-Scan-Compatible
–
128K-Bit (16K-Byte) L1D Data RAM/Cache
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this document.
All trademarks are the property of their respective owners.
PRODUCT PREVIEW information concerns products in the
formative or design phase of development. Characteristic data and
other specifications are design goals. Texas Instruments reserves
the right to change or discontinue these products without notice.
Copyright © 2007–2007, Texas Instruments Incorporated