5秒后页面跳转
TMS320C6411AZLZ PDF预览

TMS320C6411AZLZ

更新时间: 2024-10-27 22:06:03
品牌 Logo 应用领域
德州仪器 - TI 数字信号处理器
页数 文件大小 规格书
119页 1727K
描述
FIXED POINT DIGITAL SIGNAL PROCESSOR

TMS320C6411AZLZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:HFBGA, BGA532,26X26,32针数:532
Reach Compliance Code:compliantECCN代码:3A001.A.3
HTS代码:8542.31.00.01Factory Lead Time:1 week
风险等级:5.28其他特性:ALSO REQUIRES 3.3V SUPPLY
地址总线宽度:23桶式移位器:NO
位大小:32边界扫描:YES
最大时钟频率:75.19 MHz外部数据总线宽度:32
格式:FIXED POINT集成缓存:YES
内部总线架构:MULTIPLEJESD-30 代码:S-PBGA-B532
JESD-609代码:e1长度:23 mm
低功率模式:YES湿度敏感等级:4
DMA 通道数量:64外部中断装置数量:4
端子数量:532计时器数量:3
最高工作温度:90 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:HFBGA
封装等效代码:BGA532,26X26,32封装形状:SQUARE
封装形式:GRID ARRAY, HEAT SINK/SLUG, FINE PITCH峰值回流温度(摄氏度):260
电源:1.2,3.3 V认证状态:Not Qualified
RAM(字数):262144座面最大高度:3.3 mm
子类别:Digital Signal Processors最大供电电压:1.26 V
最小供电电压:1.14 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:23 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

TMS320C6411AZLZ 数据手册

 浏览型号TMS320C6411AZLZ的Datasheet PDF文件第2页浏览型号TMS320C6411AZLZ的Datasheet PDF文件第3页浏览型号TMS320C6411AZLZ的Datasheet PDF文件第4页浏览型号TMS320C6411AZLZ的Datasheet PDF文件第5页浏览型号TMS320C6411AZLZ的Datasheet PDF文件第6页浏览型号TMS320C6411AZLZ的Datasheet PDF文件第7页 
ꢀ ꢁꢂꢃ ꢄꢅ ꢆꢇ ꢈꢉꢉ  
ꢊ ꢋꢌ ꢍꢎꢏꢐꢑ ꢋ ꢒꢀ ꢎꢋ ꢓꢋ ꢀꢔꢕ ꢂꢋ ꢓ ꢒꢔꢕ ꢐꢖ ꢑ ꢆꢍ ꢂ ꢂꢑ ꢖ  
SPRS196H − MARCH 2002 − REVISED JULY 2004  
D
D
Low-Cost, High-Performance Fixed-Point  
DSP − TMS320C6411  
− 3.33-ns Instruction Cycle Time  
− 300-MHz Clock Rate  
− Eight 32-Bit Instructions/Cycle  
− Twenty-Eight Operations/Cycle  
− 2400 MIPS  
− Fully Software-Compatible With  
TMS320C62x  
VelociTI.2Extensions to VelociTI  
Advanced Very-Long-Instruction-Word  
(VLIW) TMS320C64xDSP Core  
− Eight Highly Independent Functional  
Units With VelociTI.2Extensions:  
− Six ALUs (32-/40-Bit), Each Supports  
Single 32-Bit, Dual 16-Bit, or Quad  
8-Bit Arithmetic per Clock Cycle  
− Two Multipliers Support  
D
D
Enhanced Direct-Memory-Access (EDMA)  
Controller (64 Independent Channels)  
Host-Port Interface (HPI)  
− User-Configurable Bus Width (32-/16-Bit)  
− Access to Entire Memory Map  
D
32-Bit/33-MHz, 3.3-V Peripheral Component  
Interconnect (PCI) Master/Slave Interface  
Conforms to PCI Specification 2.2  
− Access to Entire Memory Map  
− Three PCI Bus Address Registers:  
Prefetchable Memory  
Non-Prefetchable Memory I/O  
− Four-Wire Serial EEPROM Interface  
− PCI Interrupt Request Under DSP  
Program Control  
− DSP Interrupt Via PCI I/O Cycle  
D
Two Multichannel Buffered Serial Ports  
(McBSPs)  
− Direct Interface to T1/E1, MVIP, SCSA  
Framers  
− ST-Bus-Switching Compatible  
− Up to 256 Channels Each  
− AC97-Compatible  
− Serial Peripheral Interface (SPI)  
Compatible (Motorola)  
Four 16 x 16-Bit Multiplies  
(32-Bit Results) per Clock Cycle or  
Eight 8 x 8-Bit Multiplies  
(16-Bit Results) per Clock Cycle  
− Non-Aligned Load-Store Architecture  
− 64 32-Bit General-Purpose Registers  
− Instruction Packing Reduces Code Size  
− All Instructions Conditional  
D
D
Three 32-Bit General-Purpose Timers  
D
D
Instruction Set Features  
− Byte-Addressable (8-/16-/32-/64-Bit Data)  
− 8-Bit Overflow Protection  
− Bit-Field Extract, Set, Clear  
− Normalization, Saturation, Bit-Counting  
− VelociTI.2Increased Orthogonality  
L1/L2 Memory Architecture  
− 128K-Bit (16K-Byte) L1P Program Cache  
(Direct Mapped)  
− 128K-Bit (16K-Byte) L1D Data Cache  
(2-Way Set-Associative)  
− 2M-Bit (256K-Byte) L2 Unified Mapped  
RAM/Cache (Flexible RAM/Cache  
Allocation)  
Sixteen General-Purpose I/O (GPIO) Pins  
− Programmable Interrupt/Event  
Generation Modes  
D
D
D
D
D
Flexible PLL Clock Generator  
IEEE-1149.1 (JTAG )  
Boundary-Scan-Compatible  
532-Pin Ball Grid Array (BGA) Package  
(GLZ and ZLZ Suffix), 0.8-mm Ball Pitch  
0.13-µm/6-Level Copper Metal Process  
− CMOS Technology  
3.3-V I/Os, 1.2-V Internal  
D
32-Bit External Memory Interface (EMIF)  
− Glueless Interface to Asynchronous  
Memories (SRAM and EPROM) and  
Synchronous Memories (SDRAM,  
SBSRAM, ZBT SRAM, and FIFO)  
− 512M-Byte Total Addressable External  
Memory Space  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
TMS320C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.  
Motorola is a trademark of Motorola, Inc.  
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.  
ꢀꢣ  
Copyright 2004, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

TMS320C6411AZLZ 替代型号

型号 品牌 替代类型 描述 数据表
TMS320C6411AGLZ TI

类似代替

FIXED POINT DIGITAL SIGNAL PROCESSOR

与TMS320C6411AZLZ相关器件

型号 品牌 获取价格 描述 数据表
TMS320C6411GLZ TI

获取价格

FIXED POINT DIGITAL SIGNAL PROCESSOR
TMS320C6411GLZ300 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6411GLZ5E0 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6411GLZ6E3 TI

获取价格

32-BIT, 75.18MHz, OTHER DSP, PBGA532, PLASTIC, BGA-532
TMS320C6411GLZA300 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6411GLZA5E0 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6411ZLZ TI

获取价格

FIXED POINT DIGITAL SIGNAL PROCESSOR
TMS320C6411ZLZ300 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6411ZLZ5E0 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6411ZLZA300 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS