Datasheet > TMS320C541PZ2-40

TMS320C541PZ2-40

更新时间： 2023-12-18 00:00:00

品牌	Logo	应用领域
德州仪器 - TI		时钟外围集成电路装置
页数	文件大小	规格书
118页	1617K
描述
Digital Signal Processor 100-LQFP

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TMS320C541PZ2-40 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LFQFP, QFP100,.63SQ,20	针数：	100
Reach Compliance Code：	unknown	HTS代码：	8542.31.00.01
风险等级：	5.81	地址总线宽度：	16
桶式移位器：	YES	位大小：	16
边界扫描：	YES	最大时钟频率：	20 MHz
外部数据总线宽度：	16	格式：	FIXED POINT
集成缓存：	NO	内部总线架构：	MULTIPLE
JESD-30 代码：	S-PQFP-G100	长度：	14 mm
低功率模式：	YES	DMA 通道数量：
外部中断装置数量：	5	串行 I/O 数：	1
端子数量：	100	计时器数量：	1
片上数据RAM宽度：	16	片上程序ROM宽度：	16
封装主体材料：	PLASTIC/EPOXY	封装代码：	LFQFP
封装等效代码：	QFP100,.63SQ,20	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE, FINE PITCH	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	5 V	认证状态：	Not Qualified
RAM（字数）：	2560	ROM可编程性：	MROM
座面最大高度：	1.6 mm	子类别：	Digital Signal Processors
最大供电电压：	5.25 V	最小供电电压：	4.75 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	14 mm
uPs/uCs/外围集成电路类型：	DIGITAL SIGNAL PROCESSOR, OTHER	Base Number Matches：	1

TMS320C541PZ2-40 数据手册

TMS320C54x, TMS320LC54x, TMS320VC54x

FIXED-POINT DIGITAL SIGNAL PROCESSORS

SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

Advanced Multibus Architecture With Three

Separate 16-Bit Data Memory Buses and

One Program Memory Bus

Fast Return From Interrupt

On-Chip Peripherals

– Software-Programmable Wait-State

Generator and Programmable Bank

Switching

– On-Chip Phase-Locked Loop (PLL) Clock

Generator With Internal Oscillator or

External Clock Source

– Full-Duplex Serial Port to Support 8- or

16-Bit Transfers (’541, ’LC545, and

’LC546 Only)

– Time-Division Multiplexed (TDM) Serial

Port (’542, ’543, ’548, and ’549 Only)

– Buffered Serial Port (BSP) (’542, ’543,

’LC545, ’LC546, ’548, and ’549 Only)

– 8-Bit Parallel Host-Port Interface (HPI)

(’542, ’LC545, ’548, and ’549)

40-Bit Arithmetic Logic Unit (ALU)

Including a 40-Bit Barrel Shifter and Two

Independent 40-Bit Accumulators

17- × 17-Bit Parallel Multiplier Coupled to a

40-Bit Dedicated Adder for Non-Pipelined

Single-Cycle Multiply/Accumulate (MAC)

Operation

Compare, Select, and Store Unit (CSSU) for

the Add/Compare Selection of the Viterbi

Operator

Exponent Encoder to Compute an

Exponent Value of a 40-Bit Accumulator

Value in a Single Cycle

Two Address Generators With Eight

Auxiliary Registers and Two Auxiliary

– One 16-Bit Timer

– External-Input/Output (XIO) Off Control

to Disable the External Data Bus,

Address Bus and Control Signals

Data Bus With a Bus Holder Feature

Power Consumption Control With IDLE1,

IDLE2, and IDLE3 Instructions With

Power-Down Modes

Address Bus With a Bus Holder Feature

(’548 and ’549 Only)

Extended Addressing Mode for 8M × 16-Bit

Maximum Addressable External Program

Space (’548 and ’549 Only)

CLKOUT Off Control to Disable CLKOUT

On-Chip Scan-Based Emulation Logic,

†

IEEE Std 1149.1 (JTAG) Boundary Scan

192K × 16-Bit Maximum Addressable

Memory Space (64K Words Program,

64K Words Data, and 64K Words I/O)

Logic

25-ns Single-Cycle Fixed-Point Instruction

Execution Time [40 MIPS] for 5-V Power

Supply (’C541 and ’C542 Only)

On-Chip ROM with Some Configurable to

Program/Data Memory

20-ns and 25-ns Single-Cycle Fixed-Point

Instruction Execution Time (50 MIPS and

40 MIPS) for 3.3-V Power Supply (’LC54x)

Dual-Access On-Chip RAM

Single-Access On-Chip RAM (’548/’549)

Single-Instruction Repeat and

Block-Repeat Operations for Program Code

15-ns Single-Cycle Fixed-Point Instruction

Execution Time (66 MIPS) for 3.3-V Power

Supply (’LC54xA, ’548, ’LC549)

Block-Memory-Move Instructions for Better

Program and Data Management

12.5-ns Single-Cycle Fixed-Point

Instruction Execution Time (80 MIPS) for

3.3-V Power Supply (’LC548, ’LC549)

Instructions With a 32-Bit Long Word

Operand

Instructions With Two- or Three-Operand

Reads

10-ns and 8.3-ns Single-Cycle Fixed-Point

Instruction Execution Time (100 and 120

MIPS) for 3.3-V Power Supply (2.5-V Core)

(’VC549)

Arithmetic Instructions With Parallel Store

and Parallel Load

Conditional Store Instructions

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†

IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443

12 3 4 5 6 7...118

中文翻译

下载PDF

与TMS320C541PZ2-40相关器件

型号	品牌	获取价格	描述	数据表
TMS320C541PZL	TI	获取价格	暂无描述
TMS320C542	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C5420GGUA200	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C5420GGUR200	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C5420PGEA200	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C5421GGUA200	TI	获取价格	Digital Signal Processor 144-BGA MICROSTAR 0 to 0
TMS320C5421ZGUR200	TI	获取价格	Digital Signal Processor 144-BGA MICROSTAR
TMS320C542-40	ETC	获取价格	Digital Signal Processor
TMS320C542PBK1-40	TI	获取价格	IC,DSP,16-BIT,CMOS,QFP,128PIN,PLASTIC
TMS320C542PBK2-40	TI	获取价格	IC,DSP,16-BIT,CMOS,QFP,128PIN,PLASTIC

与TMS320C541PZ2-40相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

8
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

12
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

6
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

6

产品中心

服务支持

精选活动

关于我们

帮助中心

TMS320C541PZ2-40

TMS320C541PZ2-40 技术参数

TMS320C541PZ2-40 数据手册

与TMS320C541PZ2-40相关器件

与TMS320C541PZ2-40相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TMS320C541PZ2-40

TMS320C541PZ2-40 技术参数

TMS320C541PZ2-40 数据手册

与TMS320C541PZ2-40相关器件

与TMS320C541PZ2-40相关文章

您还可以找

您在本页遇到什么问题？