TMS320C30
DIGITAL SIGNAL PROCESSOR
SPRS032A – APRIL 1996 – REVISED JUNE 1997
High-Performance Floating-Point Digital
Signal Processor (DSP)
– TMS320C30-50 (5 V)
40-ns Instruction Cycle Time
275 MOPS, 50 MFLOPS, 25 MIPS
– TMS320C30-40 (5 V)
50-ns Instruction Cycle Time
220 MOPS, 40 MFLOPS, 20 MIPS
– TMS320C30-33 (5 V)
Two 32-Bit External Ports
24- and 13-Bit Addresses
0.7-µm Enhanced Performance Implanted
CMOS (EPIC ) Technology
208-Pin Plastic Quad Flat Package
(PPM Suffix)
181-Pin Grid Array Ceramic Package
(GEL Suffix)
60-ns Instruction Cycle Time
183.3 MOPS, 33.3 MFLOPS, 16.7 MIPS
– TMS320C30-27 (5 V)
Eight Extended-Precision Registers
Two Address Generators With Eight
Auxiliary Registers and Two Auxiliary
Register Arithmetic Units (ARAUs)
74-ns Instruction Cycle Time
148.5 MOPS, 27 MFLOPS, 13.5 MIPS
Two- and Three-Operand Instructions
32-Bit High-Performance CPU
Parallel Arithmetic and Logic Unit (ALU)
and Multiplier Execution in a Single Cycle
16-/32-Bit Integer and 32-/40-Bit
Floating-Point Operations
Block-Repeat Capability
32-Bit Instruction Word, 24-Bit Addresses
Zero-Overhead Loops With Single-Cycle
Branches
Two 1K × 32-Bit Single-Cycle Dual-Access
On-Chip RAM Blocks
Conditional Calls and Returns
One 4K × 32-Bit Single-Cycle Dual-Access
On-Chip ROM Block
Interlocked Instructions for
Multiprocessing Support
On-Chip Memory-Mapped Peripherals:
– Two Serial Ports
– Two 32-Bit Timers
Two Sets of Memory Strobes (STRB and
MSTRB) and One I/O Strobe (IOSTRB)
Separate Bus-Control Registers for Each
Strobe-Control Wait-State Generation
– One-Channel Direct Memory Access
(DMA) Coprocessor for Concurrent I/O
and CPU Operation
description
The TMS320C30 is the newest member of the TMS320C3x generation of DSPs from Texas Instruments (TI ).
The TMS320C30 is a 32-bit floating-point processor manufactured in 0.7-µm triple-level-metal CMOS
technology.
The TMS320C30’s internal busing and special DSP instruction set have the speed and flexibility to execute up
to 50 MFLOPS (million floating-point operations per second). The TMS320C30 optimizes speed by
implementing functions in hardware that other processors implement through software or microcode. This
hardware-intensive approach provides performance previously unavailable on a single chip.
The TMS320C30 can perform parallel multiply and ALU operations on integer or floating-point data in a single
cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated ARAUs,
internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time.
High performance and ease of use are results of these features.
General-purpose applications are enhanced greatly by the large address space, multiprocessor interface,
internally and externally generated wait states, two external interface ports, two timers, serial ports, and multiple
interrupt structure. The TMS320C30 supports a wide variety of system applications from host processor to
dedicated coprocessor.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and TI are trademarks of Texas Instruments Incorporated.
Copyright 1997, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
5秒后页面跳转
塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
英特尔震撼发布：128核心256线程的至强6性能核处理器
SK海力士量产12层HBM3E，容量高达36GB
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
