TLV320AIC3254-Q1
www.ti.com
SLAS894A –MAY 2013–REVISED AUGUST 2013
Ultra Low Power Stereo Audio Codec With Embedded miniDSP
Check for Samples: TLV320AIC3254-Q1
1
FEATURES
•
•
•
Programmable PLL
2
•
Qualified for Automotive Applications
Integrated LDO
•
AEC-Q100 Qualified with the Following
Results:
5 mm x 5 mm 32-pin QFN Package
APPLICATIONS
–
Device Temperature Grade 3: –40°C to 85°C
Ambient Operating Temperature Range
•
•
•
•
•
•
•
•
•
Automotive
–
–
Device HBM ESD Classification Level H2
Device CDM ESD Classification Level C4B
Portable Navigation Devices (PND)
Portable Media Player (PMP)
Mobile Handsets
•
•
•
•
•
•
•
•
Stereo Audio DAC with 100dB SNR
4.1mW Stereo 48ksps DAC Playback
Stereo Audio ADC with 93dB SNR
6.1mW Stereo 48ksps ADC Record
PowerTune™
Communication
Portable Computing
Acoustic Echo Cancellation (AEC)
Active Noise Cancellation (ANC)
Advanced DSP algorithms
Extensive Signal Processing Options
Embedded miniDSP
DESCRIPTION
Six Single-Ended or Three Fully-Differential
Analog Inputs
The TLV320AIC3254-Q1 (also called the AIC3254-
Q1) is a flexible, low-power, low-voltage stereo audio
codec with programmable inputs and outputs,
PowerTune capabilities, fully-programmable miniDSP,
fixed predefined and parameterizable signal
processing blocks, integrated PLL, integrated LDOs
and flexible digital interfaces.
•
•
•
•
•
•
Stereo Analog and Digital Microphone Inputs
Stereo Headphone Outputs
Stereo Line Outputs
Very Low-Noise PGA
Low Power Analog Bypass Mode
Programmable Microphone Bias
IN1_L
-72...0dB
IN2_L
Vol. Ctrl
DRC
AGC
-6...+29dB
0…+47.5 dB
IN3_L
+
+
ADC
Signal
Proc.
DAC
Signal
Proc.
+
+
+
+
HPL
LOL
LOR
HPR
Left
ADC
Left
DAC
tpl
´
´
1dB steps
-6...+29dB
Gain Adj.
0.5 dB
steps
-30...0 dB
1dB steps
-6...+29dB
Data
Interface
miniDSP
miniDSP
-30...0 dB
1dB steps
-6...+29dB
0…
+47.5 dB
Gain Adj.
+
+
ADC
Signal
Proc.
DAC
Signal
Proc.
Right
ADC
Right
DAC
tpr
´
´
IN3_R
IN2_R
IN1_R
0.5 dB steps
AGC
DRC
Vol. Ctrl
1dB steps
-72...0dB
SPI_Select
Reset
SPI / I2C
Control Block
Digital Interrupt Secondary
Mic. Ctrl
I2S IF
Primary
I2S Interface
PLL
HPVdd
MicBias
Ref
Mic
Bias
ALDO
Supplies
Pin Muxing/ Clock Routing
Ref
DLDO
Figure 1. Simplified Block Diagram
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
PowerTune is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2013, Texas Instruments Incorporated