5秒后页面跳转
TLC551CD PDF预览

TLC551CD

更新时间: 2024-11-23 22:49:43
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
16页 278K
描述
LinCMOSE TIMERS

TLC551CD 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.57Samacsys Description:Texas Instruments TLC551CD, Timer 2MHz, 1 → 15 V, 8-Pin SOIC
模拟集成电路 - 其他类型:PULSE; RECTANGULARJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:4.9 mm
湿度敏感等级:1功能数量:1
端子数量:8最高工作温度:70 °C
最低工作温度:最大输出频率:1.2 GHz
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:1/15 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Analog Waveform Generation Functions
最大供电电流 (Isup):0.5 mA最大供电电压 (Vsup):15 V
最小供电电压 (Vsup):1 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3.9 mm

TLC551CD 数据手册

 浏览型号TLC551CD的Datasheet PDF文件第2页浏览型号TLC551CD的Datasheet PDF文件第3页浏览型号TLC551CD的Datasheet PDF文件第4页浏览型号TLC551CD的Datasheet PDF文件第5页浏览型号TLC551CD的Datasheet PDF文件第6页浏览型号TLC551CD的Datasheet PDF文件第7页 
TLC551, TLC551Y  
LinCMOS TIMERS  
SLFS044B – FEBRUARY 1984 – REVISED SEPTEMBER 1997  
D, DB, P, OR PW PACKAGE  
(TOP VIEW)  
Very Low Power Consumption  
1 mW Typ at V = 5 V  
DD  
Capable of Operation in Astable Mode  
GND  
TRIG  
OUT  
V
DD  
1
2
3
4
8
7
6
5
DISCH  
THRES  
CONT  
CMOS Output Capable of Swinging Rail  
to Rail  
RESET  
High Output-Current Capability  
Sink 100 mA Typ  
functional block diagram  
Source 10 mA Typ  
CONT  
Output Fully Compatible With CMOS, TTL,  
and MOS  
RESET  
5
4
V
8
DD  
Low Supply Current Reduces Spikes  
During Output Transitions  
R
6
R1  
R
THRES  
TRIG  
3
OUT  
1
Single-Supply Operation From 1 V to 15 V  
S
Functionally Interchangeable With the  
NE555; Has Same Pinout  
R
2
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015.2  
R
1
7
DISCH  
description  
GND  
The TLC551 is a monolithic timing circuit  
fabricated using the TI LinCMOS process. The  
RESET can override TRIG, which can override THRES.  
timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies up to 2 MHz. Compared  
to the NE555 timer, this device uses smaller timing capacitors because of its high input impedance. As a result,  
more accurate time delays and oscillations are possible. Power consumption is low across the full range of  
power supply voltage.  
Like the NE555, the TLC551 has a trigger level equal to approximately one-third of the supply voltage and a  
threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of  
the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is  
set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the  
threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs  
and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low.  
Whenever the output is low, a low-impedance path is provided between DISCH and GND. All unused inputs  
should be tied to an appropriate logic level to prevent false triggering.  
Whilethe CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC551 exhibits greatly  
reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling  
capacitors required by the NE555.  
The TLC551C is characterized for operation from 0°C to 70°C.  
This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These  
circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C,  
Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated  
voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device  
should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level,  
preferably either supply voltage or ground. Specific guidelines for handling devices of this type are contained in the publication  
Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.  
LinCMOS is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与TLC551CD相关器件

型号 品牌 获取价格 描述 数据表
TLC551CDBLE TI

获取价格

LinCMOSE TIMERS
TLC551CDP3 TI

获取价格

IC IC,TIMER,CMOS,SOP,8PIN,PLASTIC, Timer or RTC
TLC551CDR TI

获取价格

PULSE; RECTANGULAR, 1.2MHz, TIMER, PDSO8, PLASTIC, SO-8
TLC551CJG TI

获取价格

IC IC,TIMER,CMOS,DIP,8PIN,CERAMIC, Timer or RTC
TLC551CJG4 TI

获取价格

IC IC,TIMER,CMOS,DIP,8PIN,CERAMIC, Timer or RTC
TLC551CJGP4 TI

获取价格

IC IC,TIMER,CMOS,DIP,8PIN,CERAMIC, Timer or RTC
TLC551CP TI

获取价格

LinCMOSE TIMERS
TLC551CP3 TI

获取价格

IC IC,TIMER,CMOS,DIP,8PIN,PLASTIC, Timer or RTC
TLC551CPP3 TI

获取价格

IC IC,TIMER,CMOS,DIP,8PIN,PLASTIC, Timer or RTC
TLC551CPWLE TI

获取价格

LinCMOSE TIMERS