ꢀ ꢁꢂ ꢃ ꢄ ꢅꢃ ꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢃ ꢇꢆ ꢀ ꢁꢂ ꢃ ꢄ ꢅꢃ ꢈꢆ ꢀꢁ ꢂꢃ ꢄꢅ ꢄ
ꢍꢎ ꢏꢂꢐꢌ ꢐꢋ ꢑ ꢒꢓꢇ ꢁ ꢋ ꢍꢏꢎ ꢇꢀ ꢐꢋ ꢑꢇꢁ ꢇꢅ ꢍ ꢁꢐ ꢔꢐ ꢏꢎ ꢌ
ꢁ
ꢉ
ꢊ
ꢂ
ꢅ
ꢋ
ꢌ
SLOS051E − OCTOBER 1987 − REVISED AUGUST 2008
D
Trimmed Offset Voltage:
TLC27M7 . . . 500 µV Max at 25°C,
= 5 V
D
D
D
D
D
D
D
Low Noise . . . Typically 32 nV/√Hz at
f = 1 kHz
V
DD
Low Power . . . Typically 2.1 mW at 25°C,
D
D
Input Offset Voltage Drift . . . Typically
0.1 µV/Month, Including the First 30 Days
Wide Range of Supply Voltages Over
Specified Temperature Ranges:
0°C to 70°C . . . 3 V to 16 V
−40°C to 85°C . . . 4 V to 16 V
−55°C to 125°C . . . 4 V to 16 V
Single-Supply Operation
V
= 5 V
DD
Output Voltage Range Includes Negative
Rail
12
High Input impedance . . . 10 Ω Typ
ESD-Protection Circuitry
Small-Outline Package Option Also
Available in Tape and Reel
D
D
Designed-In Latch-Up Immunity
Common-Mode Input Voltage Range
Extends Below the Negative Rail (C-Suffix,
I-Suffix Types)
DISTRIBUTION OF TLC27M7
INPUT OFFSET VOLTAGE
D, JG, P OR PW PACKAGE
(TOP VIEW)
FK PACKAGE
(TOP VIEW)
30
340 Units Tested From 2 Wafer Lots
1OUT
1IN −
1IN +
GND
V
CC
1
2
3
4
8
7
6
5
V
T
= 5 V
DD
= 25°C
25
20
2OUT
2IN −
2IN +
A
P Package
3
2
1
20 19
18
NC
NC
1IN −
NC
4
5
6
7
8
2OUT
NC
17
16
15
14
15
10
5
2IN −
NC
1IN +
NC
9 10 11 12 13
0
−800
−400
0
400
800
NC − No internal connection
V
IO
− Input Offset Voltage − µV
AVAILABLE OPTIONS
PACKAGE
V
max
IO
T
A
SMALL OUTLINE
CHIP CARRIER
(FK)
CERAMIC DIP
(JG)
PLASTIC DIP
(P)
TSSOP
(PW)
AT 25°C
(D)
500 µV
2 mV
TLC27M7CD
TLC27M2BCD
TLC27M2ACD
TLC27M2CD
TLC27M7ID
TLC27M2BID
TLC27M2AID
TLC27M2ID
TLC27M7MD
TLC27M2MD
—
—
TLC27M7CP
TLC27M2BCP
TLC27M2ACP
TLC27M2CP
TLC27M7IP
—
—
—
—
—
0°C to 70°C
5 mV
—
—
10 mV
500 µV
2 mV
—
—
TLC27M2CPW
—
—
—
—
—
TLC27M2BIP
TLC27M2AIP
TLC27M2IP
—
−40°C to 85°C
−55°C to 125°C
5 mV
—
—
—
10 mV
500 µV
10 mV
—
—
TLC27M2IPW
TLC27M7MFK
TLC27M2MFK
TLC27M7MJG
TLC27M2MJG
TLC27M7MP
TLC27M2MP
—
—
The D and PW package are available taped and reeled. Add R suffix to the device type (e.g.,TLC27M7CDR). For the most current package and
ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
LinCMOS is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.
ꢍ
ꢍ
ꢎ
ꢋ
ꢢ
ꢒ
ꢝ
ꢓ
ꢂ
ꢛ
ꢀ
ꢜ
ꢐ
ꢖ
ꢋ
ꢊ
ꢑ
ꢕ
ꢒ
ꢇ
ꢀ
ꢇ
ꢉ
ꢊ
ꢞ
ꢕ
ꢖ
ꢜ
ꢗ
ꢘ
ꢙ
ꢙ
ꢚ
ꢚ
ꢉ
ꢉ
ꢖ
ꢖ
ꢊ
ꢊ
ꢉ
ꢛ
ꢛ
ꢟ
ꢜ
ꢝ
ꢗ
ꢗ
ꢞ
ꢞ
ꢊ
ꢚ
ꢙ
ꢘ
ꢛ
ꢛ
ꢖ
ꢕ
ꢟ
ꢀꢞ
ꢝ
ꢠ
ꢛ
ꢡ
ꢉ
ꢜ
ꢙ
ꢛ
ꢚ
ꢉ
ꢚ
ꢖ
ꢗ
ꢊ
ꢝ
ꢢ
ꢙ
ꢊ
ꢚ
ꢚ
ꢞ
ꢛ
ꢣ
Copyright 1987 − 2008, Texas Instruments Incorporated
ꢗ
ꢖ
ꢜ
ꢚ
ꢖ
ꢗ
ꢘ
ꢚ
ꢖ
ꢛ
ꢟ
ꢉ
ꢕ
ꢉ
ꢜ
ꢞ
ꢗ
ꢚ
ꢤ
ꢚ
ꢞ
ꢗ
ꢖ
ꢕ
ꢥ
ꢙ
ꢐ
ꢊ
ꢘ
ꢞ
ꢛ
ꢚ
ꢙ
ꢊ
ꢢ
ꢙ
ꢗ
ꢢ
ꢦ
ꢙ
ꢚ ꢞ ꢛ ꢚꢉ ꢊꢨ ꢖꢕ ꢙ ꢡꢡ ꢟꢙ ꢗ ꢙ ꢘ ꢞ ꢚ ꢞ ꢗ ꢛ ꢣ
ꢗ
ꢗ
ꢙ
ꢊ
ꢚ
ꢧ
ꢣ
ꢍ
ꢗ
ꢖ
ꢢ
ꢝ
ꢜ
ꢚ
ꢉ
ꢖ
ꢊ
ꢟ
ꢗ
ꢖ
ꢜ
ꢞ
ꢛ
ꢛ
ꢉ
ꢊ
ꢨ
ꢢ
ꢖ
ꢞ
ꢛ
ꢊ
ꢖ
ꢚ
ꢊ
ꢞ
ꢜ
ꢞ
ꢛ
ꢛ
ꢙ
ꢗ
ꢉ
ꢡ
ꢧ
ꢉ
ꢊ
ꢜ
ꢡ
ꢝ
ꢢ
ꢞ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265