ꢀꢁ ꢂꢃ ꢄ
ꢅꢆ ꢇꢇ ꢈꢉ ꢈꢊꢀ ꢆꢋ ꢁ ꢌꢍ ꢎꢏꢋ ꢉꢋꢀꢍ ꢉ
SLCS002D − JUNE 1983 − REVISED AUGUST 2003
D, P, PS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
D
D
D
Operates From a Single 5-V Supply
0-V to 5.5-V Common-Mode Input Voltage
Range
NC
IN−
IN+
OE
V
CC
1
2
3
4
8
7
6
5
Self-Biased Inputs
OUT−
OUT+
GND
Complementary 3-State Outputs
Enable Capability
Hysteresis . . . 5 mV Typ
Response Times . . . 25 ns Typ
NC−No internal connection
description/ordering information
The TL712 is a high-speed comparator fabricated with bipolar Schottky process technology. The circuit has
differential analog inputs and complementary 3-state TTL-compatible logic outputs with symmetrical switching
characteristics. When the output enable (OE) is low, both outputs are in the high-impedance state. This device
operates from a single 5-V supply and is useful as a disk memory read-chain data comparator.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP (P)
Tube of 50
TL712CP
TL712CP
Tube of 75
TL712CD
SOIC (D)
SOP (PS)
TL712C
T712
Reel of 2500
Reel of 2000
Tube of 150
Reel of 2000
TL712CDR
TL712CPSR
TL712CPW
TL712CPWR
0°C to 70°C
TSSOP (PW)
T712
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
symbol (positive logic)
4
2
3
OE
7
6
IN−
IN+
OUT−
OUT+
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢏ
ꢏ
ꢉ
ꢍ
ꢠ
ꢅ
ꢛ
ꢐ
ꢌ
ꢙ
ꢀ
ꢚ
ꢆ
ꢔ
ꢍ
ꢒ
ꢊ
ꢓ
ꢅ
ꢋ
ꢀ
ꢋ
ꢑ
ꢒ
ꢜ
ꢓ
ꢔ
ꢚ
ꢕ
ꢖ
ꢗ
ꢗ
ꢘ
ꢘ
ꢑ
ꢑ
ꢔ
ꢔ
ꢒ
ꢒ
ꢑ
ꢙ
ꢙ
ꢝ
ꢚ
ꢛ
ꢕ
ꢕ
ꢜ
ꢜ
ꢒ
ꢘ
ꢗ
ꢖ
ꢙ
ꢙ
ꢔ
ꢓ
ꢝ
ꢀꢜ
ꢛ
ꢞ
ꢙ
ꢟ
ꢑ
ꢚ
ꢗ
ꢙ
ꢘ
ꢑ
ꢘ
ꢔ
ꢕ
ꢒ
ꢛ
ꢠ
ꢗ
ꢒ
ꢘ
ꢘ
ꢜ
ꢙ
ꢡ
Copyright 2003, Texas Instruments Incorporated
ꢕ
ꢔ
ꢚ
ꢘ
ꢔ
ꢕ
ꢖ
ꢘ
ꢔ
ꢙ
ꢝ
ꢑ
ꢓ
ꢑ
ꢚ
ꢜ
ꢕ
ꢘ
ꢢ
ꢘ
ꢜ
ꢕ
ꢔ
ꢓ
ꢣ
ꢗ
ꢆ
ꢒ
ꢖ
ꢜ
ꢙ
ꢘ
ꢗ
ꢒ
ꢠ
ꢗ
ꢕ
ꢠ
ꢤ
ꢗ
ꢘ ꢜ ꢙ ꢘꢑ ꢒꢦ ꢔꢓ ꢗ ꢟꢟ ꢝꢗ ꢕ ꢗ ꢖ ꢜ ꢘ ꢜ ꢕ ꢙ ꢡ
ꢕ
ꢕ
ꢗ
ꢒ
ꢘ
ꢥ
ꢡ
ꢏ
ꢕ
ꢔ
ꢠ
ꢛ
ꢚ
ꢘ
ꢑ
ꢔ
ꢒ
ꢝ
ꢕ
ꢔ
ꢚ
ꢜ
ꢙ
ꢙ
ꢑ
ꢒ
ꢦ
ꢠ
ꢔ
ꢜ
ꢙ
ꢒ
ꢔ
ꢘ
ꢒ
ꢜ
ꢚ
ꢜ
ꢙ
ꢙ
ꢗ
ꢕ
ꢑ
ꢟ
ꢥ
ꢑ
ꢒ
ꢚ
ꢟ
ꢛ
ꢠ
ꢜ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265