TL16C2752
www.ti.com
SLWS188–JUNE 2006
1.8-V to 5-V DUAL UART WITH 64-BYTE FIFOS
FEATURES
•
Fully Programmable Serial Interface
Characteristics:
•
•
•
Larger FIFOs Reduce CPU Overhead
– 5-, 6-, 7-, or 8-Bit Characters
Programmable Auto-RTS and Auto-CTS
– Even-, Odd-, or No-Parity Bit Generation
and Detection
In Auto-CTS Mode, CTS Controls the
Transmitter
– 1-, 1 ½-, or 2-Stop Bit Generation
– Baud Generation (dc to 1 Mbit/s)
False-Start Bit Detection
•
•
In Auto-RTS Mode, RCV FIFO Contents, and
Threshold Control RTS
Serial and Modem Control Outputs Drive a
RJ11 Cable Directly When Equipment is on
the Same Power Drop
•
•
•
Complete Status Reporting Capabilities
3-State Output TTL Drive Capabilities for
Bidirectional Data Bus and Control Bus
•
•
•
Capable of Running With All Existing
TL16C450 Software
•
•
Line Break Generation and Detection
Internal Diagnostic Capabilities:
After Reset, All Registers Are Identical to the
TL16C450 Register Set
– Loopback Controls for Communications
Link Fault Isolation
Up to 48 MHz Clock Rate for up to 3-Mbps
(standard 16X sampling) Operation, or up to
6-Mbps (optional 8X sampling) Operation
With VCC = 5 V Nominal
– Break, Parity, Overrun, and Framing Error
Simulation
•
•
Fully Prioritized Interrupt System Controls
•
•
•
•
Up to 32 MHz Clock Rate for up to 2-Mbps
(standard 16X sampling) Operation, or up to
4-Mbps (optional 8X sampling) Operation
With VCC = 3.3 V Nominal
Modem Control Functions (CTS, RTS, DSR,
DTR, RI, and DCD)
•
•
•
Available in 44-Pin PLCC (FN) or 32-Pin QFN
(RHB) Packages
Up to 24 MHz Clock Rate for up to 1.5-Mbps
(standard 16X sampling) Operation, or up to
3-Mbps (optional 8X sampling) Operation
With VCC = 2.5 V Nominal
Each UART's Internal Register Set May Be
Written Concurrently to Save Setup Time
Multi-Function Output (MF) Allows Users to
Select Among Several Functions, Saving
Package Pins
Up to 16 MHz Clock Rate for up to 1-Mbps
(standard 16X sampling) Operation, or up to
2-Mbps (optional 8X sampling) Operation
With VCC = 1.8 V Nominal
APPLICATIONS
•
•
•
•
•
•
Point-of-Sale Terminals
Gaming Terminals
Portable Applications
Router Control
Cellular Data
Factory Automation
In the TL16C450 Mode, Hold and Shift
Registers Eliminate the Need for Precise
Synchronization Between the CPU and Serial
Data
•
•
Programmable Baud Rate Generator Allows
Division of Any Input Reference Clock by 1 to
(216 - 1) and Generates an Internal 16 × Clock
Standard Asynchronous Communication Bits
(Start, Stop, and Parity) Added to or Deleted
From the Serial Data Stream
•
•
•
5-V, 3.3-V, 2.5-V, and 1.8 V Operation
Independent Receiver Clock Input
Transmit, Receive, Line Status, and Data Set
Interrupts Independently Controlled
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCT PREVIEW information concerns products in the
formative or design phase of development. Characteristic data and
other specifications are design goals. Texas Instruments reserves
the right to change or discontinue these products without notice.
Copyright © 2006, Texas Instruments Incorporated