5秒后页面跳转
TICPAL22V10Z-25CJT PDF预览

TICPAL22V10Z-25CJT

更新时间: 2024-11-13 13:00:35
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
22页 201K
描述
UV PLD, 30ns, CDIP24

TICPAL22V10Z-25CJT 技术参数

生命周期:Obsolete包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84其他特性:SHARED INPUT/CLOCK
最大时钟频率:28.5 MHzJESD-30 代码:R-GDIP-T24
专用输入次数:11I/O 线路数量:10
端子数量:24最高工作温度:75 °C
最低工作温度:组织:11 DEDICATED INPUTS, 10 I/O
输出函数:MACROCELL封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE可编程逻辑类型:UV PLD
传播延迟:30 ns认证状态:Not Qualified
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL EXTENDED
端子形式:THROUGH-HOLE端子位置:DUAL
Base Number Matches:1

TICPAL22V10Z-25CJT 数据手册

 浏览型号TICPAL22V10Z-25CJT的Datasheet PDF文件第2页浏览型号TICPAL22V10Z-25CJT的Datasheet PDF文件第3页浏览型号TICPAL22V10Z-25CJT的Datasheet PDF文件第4页浏览型号TICPAL22V10Z-25CJT的Datasheet PDF文件第5页浏览型号TICPAL22V10Z-25CJT的Datasheet PDF文件第6页浏览型号TICPAL22V10Z-25CJT的Datasheet PDF文件第7页 
TICPAL22V10Z-25C, TICPAL22V10Z-30I  
EPIC CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS  
SRPS007C – D3323, SEPTEMBER 1989 – REVISED FEBRUARY 1992  
JTL AND NT PACKAGE  
(TOP VIEW)  
24-Pin Advanced CMOS PLD  
Virtually Zero Standby Power  
CLK/I  
V
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
Propagation Delay Time:  
I, I/O to I/O in the Turbo Mode  
-25C . . . 25 ns Max  
-30I . . . 30 ns Max  
I, I/O to I/O in the Zero-Power Mode  
-25C . . . 35 ns Max  
-30I . . . 40 ns Max  
I
I
I
I
I
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I
2
3
4
5
6
7
8
CLK to Q  
9
-25C . . . 15 ns Max  
-30I . . . 20 ns Max  
I
I
10  
11  
12  
GND  
Variable Product Term Distribution Allows  
More Complex Functions to Be  
Implemented  
FN PACKAGE  
(TOP VIEW)  
Each Output Is User-Programmable for  
Registered or Combinatorial Operation,  
Polarity, and Output Enable Control  
Extra Terms Provide Logical Synchronous  
Set and Asynchronous Reset Capability  
4
5
3 2 1 28 27 26  
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
25  
24  
23  
6
Preload Capability on All Registered  
Outputs Allow for Improved Device Testing  
7
8
NC  
22 NC  
9
UV Light Erasable Cell Technology Allows  
for:  
I
I
I
21 I/O/Q  
20 I/O/Q  
19 I/O/Q  
10  
11  
Reconfigurable Logic  
Reprogrammable Cells  
Full Factory Testing for High  
Programming Yield  
12 13 14 15 16 17 18  
NC No internal connection  
Pin assignments in operating mode  
Programmable Design Security Bit  
Prevents Copying of Logic Stored in Device  
Package Options Include Plastic  
Dual-In-Line and Clip Carrier [for  
One-Time-Programmable (OTP) Devices]  
and Ceramic Dual-In-Line Windowed  
Package  
.
AVAILABLE OPTIONS  
PACKAGE TYPE  
T
A
CERAMIC WINDOWED  
DUAL-IN-LINE  
(JTL)  
PLASTIC  
DUAL-IN-LINE  
(NT)  
PLASTIC  
CHIP CARRIER  
(FN)  
RANGE  
0°C to 75°C  
TICPAL22V10Z-25CJTL  
NA  
TICPAL22V10Z-25CNT  
TICPAL22V10Z-30INT  
TICPAL22V10Z-25CFN  
TICPAL22V10Z-30IFN  
40°C to 85°C  
These devices are covered by U.S. Patent 4,410,987.  
EPIC is a trademark of Texas Instruments Incorporated.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standardwarranty. Productionprocessingdoes notnecessarilyinclude  
testing of all parameters.  
Copyright 1992, Texas Instruments Incorporated  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
1

与TICPAL22V10Z-25CJT相关器件

型号 品牌 获取价格 描述 数据表
TICPAL22V10Z-25CJTL TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
TICPAL22V10Z-25CNL TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
TICPAL22V10Z-25CNT TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
TICPAL22V10Z-30I TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
TICPAL22V10Z-30IFN TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
TICPAL22V10Z-30IJTL TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
TICPAL22V10Z-30INT TI

获取价格

EPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS
T-ICTE5C STMICROELECTRONICS

获取价格

T-ICTE5C
T-ICTE5S STMICROELECTRONICS

获取价格

T-ICTE5S
T-ICTE5SC STMICROELECTRONICS

获取价格

T-ICTE5SC