5秒后页面跳转
捷配首页

Datasheet > TIBPAL22VP10-25MJTB
TIBPAL22VP10-25MJTB PDF预览

TIBPAL22VP10-25MJTB

更新时间： 2024-11-03 21:07:19
品牌 Logo 应用领域
德州仪器 - TI 时钟输入元件可编程逻辑
页数 文件大小 规格书
24页 434K
描述
High-Performance Impact-X Programmable Array Logic Circuits 24-CDIP -55 to 125

阅读下载

中文翻译

获取价格

TIBPAL22VP10-25MJTB 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：DIP
包装说明：DIP, DIP24,.3针数：24
Reach Compliance Code：not_compliantECCN代码：3A001.A.2.C
HTS代码：8542.39.00.01风险等级：5.25
其他特性：PAL WITH MACROCELLS; 10 MACROCELLS; 1 EXTERNAL CLOCK; SHARED INPUT/CLOCK架构：PAL-TYPE
最大时钟频率：25 MHzJESD-30 代码：R-GDIP-T24
长度：32.005 mm专用输入次数：11
I/O 线路数量：10输入次数：22
输出次数：10产品条款数：120
端子数量：24最高工作温度：125 °C
最低工作温度：-55 °C组织：11 DEDICATED INPUTS, 10 I/O
输出函数：MACROCELL封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP24,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
可编程逻辑类型：OT PLD传播延迟：25 ns
认证状态：Not Qualified筛选级别：MIL-STD-883
座面最大高度：5.08 mm子类别：Programmable Logic Devices
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：NO
技术：TTL温度等级：MILITARY
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

TIBPAL22VP10-25MJTB 数据手册

 浏览型号TIBPAL22VP10-25MJTB的Datasheet PDF文件第2页浏览型号TIBPAL22VP10-25MJTB的Datasheet PDF文件第3页浏览型号TIBPAL22VP10-25MJTB的Datasheet PDF文件第4页浏览型号TIBPAL22VP10-25MJTB的Datasheet PDF文件第5页浏览型号TIBPAL22VP10-25MJTB的Datasheet PDF文件第6页浏览型号TIBPAL22VP10-25MJTB的Datasheet PDF文件第7页 
Obsolete Device  
TIBPAL22VP10-20C, TIBPAL22VP10-25M  
HIGH-PERFORMANCE IMPACT-Xꢀ™ PROGRAMMABLE ARRAY LOGIC CIRCUITS  
SRPS013A − D2943, FEBRUARY 1987 − REVISED DECEMBER 2010  
C SUFFIX . . . NT PACKAGE  
M SUFFIX . . . JT PACKAGE  
• Functionally Equivalent to the  
TIBPAL22V10/10A, with Additional  
Feedback Paths in the Output Logic  
Macrocell  
(TOP VIEW)  
CLK/I  
VCC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
I
I
I
I
I
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I
2
• Choice of Operating Speeds:  
TIBPAL22VP10-20C . . . 20 ns Max  
TIBPAL22VP10-25M . . . 25 ns Max  
3
4
5
• Variable Product Term Distribution  
Allows More Complex Functions to Be  
Implemented  
6
7
8
9
• Each Output Is User Programmable for  
Registered or Combinational Operation,  
Polarity, and Output Enable Control  
I
I
10  
11  
12  
GND  
• TTL-Level Preload for Improved Testability  
• Extra Terms Provide Logical Synchronous  
C SUFFIX . . . FN PACKAGE  
M SUFFIX . . . FK PACKAGE  
Set and Asynchronous Reset Capability  
(TOP VIEW)  
• Fast Programming, High Programming  
Yield, and Unsurpassed Reliability Ensured  
Using Ti-W Fuses  
• AC and DC Testing Done at the Factory  
4
3
2
1
28 27 26  
25  
5
6
7
8
9
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
Utilizing Special Designed-In Test Features  
24  
23  
• Dependable Texas Instruments Quality and  
Reliability  
NC  
22 NC  
I
I
I
• Package Options Include Plastic  
21 I/O/Q  
20 I/O/Q  
19 I/O/Q  
10  
11  
Dual-In-Line and Chip Carrier Packages  
12 13 14 15 16 17 18  
description  
The TIBPAL22VP10’ is equivalent to the  
TIBPAL22V10A but offers additional flexibility in  
the output structure. The improved output  
macrocell uses the registered outputs as inputs  
when in a high-impedance condition. This  
provides two additional output configurations for a  
total of six possible macrocell configurations all of  
which are shown in Figure 1.  
NC − No internal connection  
Pin assignments in operating mode  
These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and  
programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered  
and inverting or noninverting. In addition, the data may be fed back into the array from either the register or the  
I/O port. The ten potential outputs are enabled through the use of individual product terms.  
Further advantages can be seen in the introduction of variable product term distribution. This technique  
allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This  
variable allocation of terms allows far more complex functions to be implemented than in previously available  
devices.  
IMPACT-X is a trademark of Texas Instruments Incorporated.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2010, Texas Instruments Incorporated  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1
1234567...24

中文翻译

下载PDF

与TIBPAL22VP10-25MJTB相关器件

型号 品牌 获取价格 描述 数据表
TIBPAL22VP10-25MWB TI

获取价格

 		暂无描述
TIBPALR19L8CNT ROCHESTER

获取价格

 		OT PLD, 25ns, PDIP24
TIBPLS506AC TI

获取价格

 		13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUEN
TIBPLS506ACFK TI

获取价格

 		OT PLD, 20ns, CQCC28
TIBPLS506ACFN TI

获取价格

 		13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUEN
TIBPLS506ACJT TI

获取价格

 		OT PLD, 20ns, CDIP24
TIBPLS506ACNT TI

获取价格

 		13 X 97 X 8 Field-Programmable Logic Sequencer 24-PDIP
TIBPLS506CFK TI

获取价格

 		OT PLD, 6ns, CQCC28
TIBPLS506CFN TI

获取价格

 		OT PLD, 6ns, PQCC28
TIBPLS506CJT TI

获取价格

 		OT PLD, 6ns, CDIP24

与TIBPAL22VP10-25MJTB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证