5秒后页面跳转
SA555JG PDF预览

SA555JG

更新时间: 2024-01-06 21:49:28
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
15页 254K
描述
PRECISION TIMERS

SA555JG 数据手册

 浏览型号SA555JG的Datasheet PDF文件第2页浏览型号SA555JG的Datasheet PDF文件第3页浏览型号SA555JG的Datasheet PDF文件第4页浏览型号SA555JG的Datasheet PDF文件第5页浏览型号SA555JG的Datasheet PDF文件第6页浏览型号SA555JG的Datasheet PDF文件第7页 
NE555, NE555Y, SA555, SE555, SE555C  
PRECISION TIMERS  
SLFS022 – SEPTEMBER 1973 – REVISED FEBRUARY 1992  
Timing From Microseconds to Hours  
Astable or Monostable Operation  
Adjustable Duty Cycle  
D, JG, OR P PACKAGE  
(TOP VIEW)  
GND  
TRIG  
OUT  
V
CC  
1
2
3
4
8
7
6
5
TTL-Compatible Output Can Sink or  
Source up to 200 mA  
DISCH  
THRES  
CONT  
RESET  
Functionally Interchangeable With the  
Signetics NE555, SA555, SE555, SE555C;  
Have Same Pinout  
FK PACKAGE  
(TOP VIEW)  
SE555C FROM TI IS NOT RECOMMENDED  
FOR NEW DESIGNS  
3
2
1
20 19  
18  
description  
NC  
NC  
4
5
6
7
8
DISCH  
NC  
TRIG  
NC  
17  
16  
15  
14  
These devices are precision monolithic timing  
circuitscapableofproducingaccuratetimedelays  
or oscillation. In the time-delay or monostable  
mode of operation, the timed interval is controlled  
by a single external resistor and capacitor  
network. In the astable mode of operation, the  
frequency and duty cycle may be independently  
controlled with two external resistors and a single  
external capacitor.  
THRES  
NC  
OUT  
NC  
9 10 11 12 13  
NC–No internal connection  
The threshold and trigger levels are normally two-thirds and one-third, respectively, of V . These levels can  
CC  
be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop  
is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above  
the threshold level, the flip-flop is reset and the output is low. RESET can override all other inputs and can be  
used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low.  
Whenever the output is low, a low-impedance path is provided between DISCH and ground.  
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of  
5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.  
The NE555 is characterized for operation from 0°C to 70°C. The SA555 is characterized for operation from  
40°C to 85°C. The SE555 and SE555C are characterized for operation over the full military range of 55°C  
to 125°C.  
AVAILABLE OPTIONS  
PACKAGE  
CHIP FORM  
T
V
V
max  
SMALL OUTLINE  
(D)  
CHIP CARRIER  
(FK)  
CERAMIC DIP  
(J)  
PLASTIC DIP  
(P)  
A
THRES  
= 15 V  
(Y)  
CC  
11.2 V  
0°C to 70°C  
NE555D  
SA555D  
NE555P  
SA555P  
40°C to 85°C  
11.2 V  
NE555Y  
10.6 V  
11.2 V  
SE555D  
SE555CD  
SE555FK  
SE555CFK  
SE555JG  
SE555CJG  
SE555P  
SE555CP  
55°C to 125°C  
The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR).  
Copyright 1992, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SA555JG相关器件

型号 品牌 描述 获取价格 数据表
SA555L-D08-T UTC PRECISION TIMERS

获取价格

SA555L-S08-R UTC PRECISION TIMERS

获取价格

SA555L-S08-T UTC PRECISION TIMERS

获取价格

SA555N STMICROELECTRONICS GENERAL PURPOSE SINGLE BIPOLAR TIMERS

获取价格

SA555N NXP Timer

获取价格

SA555P TI PRECISION TIMERS

获取价格