5秒后页面跳转
74ACT11162J PDF预览

74ACT11162J

更新时间: 2024-02-12 05:03:38
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
5页 81K
描述
IC,COUNTER,UP,DECADE,ACT-CMOS,DIP,20PIN,CERAMIC

74ACT11162J 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:unknown
风险等级:5.84计数方向:UP
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:DECADE COUNTER最大频率@ Nom-Sup:125000000 Hz
最大I(ol):0.024 A工作模式:SYNCHRONOUS
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
认证状态:Not Qualified子类别:Counters
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

74ACT11162J 数据手册

 浏览型号74ACT11162J的Datasheet PDF文件第2页浏览型号74ACT11162J的Datasheet PDF文件第3页浏览型号74ACT11162J的Datasheet PDF文件第4页浏览型号74ACT11162J的Datasheet PDF文件第5页 
54AC11240, 74AC11240  
OCTAL BUFFERS/LINE DRIVERS  
WITH 3-STATE OUTPUTS  
SCAS169 – MAY 1987 – REVISED APRIL 1993  
54AC11240 . . . JT PACKAGE  
74AC11240 . . . DB, DW OR NT PACKAGE  
Flow-Through Architecture Optimizes  
PCB Layout  
(TOP VIEW)  
Center-Pin V  
and GND Configurations  
Minimize High-Speed Switching Noise  
CC  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1Y1  
1Y2  
1Y3  
1G  
EPIC (Enhanced-Performance Implanted  
2
1A1  
1A2  
1A3  
1A4  
CMOS) 1- m Process  
3
500-mA Typical Latch-Up Immunity  
at 125°C  
4
1Y4  
5
GND  
GND  
GND  
GND  
2Y1  
2Y2  
2Y3  
2Y4  
6
V
Package Options Include Plastic Small-  
Outline Packages, Plastic Shrink  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
CC  
7
V
CC  
8
2A1  
2A2  
2A3  
2A4  
2G  
9
10  
11  
12  
description  
These octal buffers/line drivers are designed  
specifically to improve both the performance and  
density of 3-state memory address drivers, clock  
drivers, and bus-oriented receivers and transmit-  
ters. These devices provide inverting outputs and  
symmetrical G (active-low output control) inputs.  
These devices feature high fan-out and improved  
fan-in.  
54AC11240 . . . FK PACKAGE  
(TOP VIEW)  
4
3
2 1 28 27 26  
5
25  
24  
23  
22  
21  
20  
19  
1A2  
1A1  
1G  
2A3  
2A4  
2G  
6
7
The 54AC11240 is characterized for operation  
over the full military temperature range of – 55°C  
to 125°C. The 74AC11240 is characterized for  
operation from – 40°C to 85°C.  
8
NC  
NC  
9
1Y1  
1Y2  
1Y3  
2Y4  
2Y3  
2Y2  
10  
11  
12 13 14 15 16 17 18  
logic symbol  
24  
1G  
EN  
NC – No internal connection  
23  
22  
21  
20  
1
2
3
4
1
1Y1  
1Y2  
1Y3  
1Y4  
1A1  
1A2  
1A3  
1A4  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
13  
Y
G
A
H
L
2G  
EN  
L
L
L
H
Z
17  
16  
15  
14  
9
10  
11  
12  
1
2Y1  
2Y2  
2Y3  
2Y4  
2A1  
2A2  
2A3  
2A4  
H
X
This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.  
Pin numbers shown are for the DW, JT, and NT packages.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74ACT11162J相关器件

型号 品牌 描述 获取价格 数据表
74ACT11162N PHILIPS Decade Counter, Synchronous, Up Direction, CMOS, PDIP20,

获取价格

74ACT11174 TI HEX D-TYPE FLIP-FLOP WITH CLEAR

获取价格

74ACT11174D PHILIPS D Flip-Flop, 6-Func, Positive Edge Triggered, CMOS, PDSO20

获取价格

74ACT11174D-T PHILIPS D Flip-Flop, 6-Func, Positive Edge Triggered, CMOS, PDSO20

获取价格

74ACT11174DW TI HEX D-TYPE FLIP-FLOP WITH CLEAR

获取价格

74ACT11174DWR TI 6-Bit Positive-Edge-Triggered D-Type Flip-Flops With Clear 20-SOIC -40 to 85

获取价格