5秒后页面跳转
74AC11175 PDF预览

74AC11175

更新时间: 2024-02-22 11:56:10
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
7页 119K
描述
QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

74AC11175 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP20,.3针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.7Is Samacsys:N
系列:ACJESD-30 代码:R-PDIP-T20
长度:24.325 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP位数:4
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3/5 V
传播延迟(tpd):9.3 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:125 MHzBase Number Matches:1

74AC11175 数据手册

 浏览型号74AC11175的Datasheet PDF文件第2页浏览型号74AC11175的Datasheet PDF文件第3页浏览型号74AC11175的Datasheet PDF文件第4页浏览型号74AC11175的Datasheet PDF文件第5页浏览型号74AC11175的Datasheet PDF文件第6页浏览型号74AC11175的Datasheet PDF文件第7页 
54AC11175, 74AC11175  
QUADRUPLE D-TYPE FLIP-FLOPS  
WITH CLEAR  
SCAS090 – DECEMBER 1989 – REVISED APRIL 1993  
54AC11175 . . . J PACKAGE  
74AC11175 . . . DW or N PACKAGE  
Applications Include: Buffer/Storage  
Registers, Shift Registers, Pattern  
Generators  
(TOP VIEW)  
Flow-Through Architecture Optimizes  
1Q  
2Q  
2Q  
GND  
GND  
GND  
GND  
3Q  
1Q  
CLR  
1D  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
PCB Layout  
Center-Pin V  
and GND Configurations  
Minimize High-Speed Switching Noise  
CC  
2D  
EPIC (Enhanced-Performance Implanted  
V
V
CC  
CC  
CMOS) 1- m Process  
3D  
4D  
CLK  
4Q  
500-mA Typical Latch-Up Immunity at 125°C  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
3Q  
4Q  
54AC11014 . . . FK PACKAGE  
(TOP VIEW)  
description  
These positive-edge-triggered flipflops implement  
D-type flip-flop logic with a direct clear input.  
Information at the D inputs that meets the setup  
time requirements is transferred to the outputs on  
the positive-going edge of the clock pulse. Clock  
triggering occurs at a particular voltage level and  
is not directly related to the transition time of the  
positive-going pulse. When the clock input is at  
either the high or low level, the D input signal has  
no effect at the output.  
3
2
1
20 19  
18 4D  
CLR  
1Q  
1Q  
2Q  
2Q  
4
5
6
7
8
17  
16  
15  
14  
CLK  
4Q  
4Q  
3Q  
9 10 11 12 13  
The 54AC11175 is characterized for operation  
over the full military temperature range of – 55°C  
to 125°C. The 74AC11175 is characterized for  
operation from – 40°C to 85°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS OUTPUTS  
CLR  
L
CLK  
D
X
H
L
Q
L
Q
H
L
X
H
H
L
H
H
H
L
X
Q
Q
0
0
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1993, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与74AC11175相关器件

型号 品牌 描述 获取价格 数据表
74AC11175D TI IC,FLIP-FLOP,QUAD,D TYPE,AC-CMOS,SOP,20PIN,PLASTIC

获取价格

74AC11175D PHILIPS D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDSO20

获取价格

74AC11175D YAGEO D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS

获取价格

74AC11175DW TI QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

获取价格

74AC11175DWR TI QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

获取价格

74AC11175J TI IC,FLIP-FLOP,QUAD,D TYPE,AC-CMOS,DIP,20PIN,CERAMIC

获取价格