5秒后页面跳转
5HC40103F3AS228 PDF预览

5HC40103F3AS228

更新时间: 2024-02-08 12:42:46
品牌 Logo 应用领域
德州仪器 - TI 计数器触发器逻辑集成电路输出元件
页数 文件大小 规格书
14页 280K
描述
High-Speed CMOS Logic 8-Stage Synchronous Down Counters

5HC40103F3AS228 技术参数

是否无铅: 含铅生命周期:Obsolete
零件包装代码:DIP包装说明:DIP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.28
其他特性:TCO OUTPUT; RESET TO MAX COUNT计数方向:DOWN
系列:HC/UHJESD-30 代码:R-GDIP-T16
JESD-609代码:e0长度:19.56 mm
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
工作模式:SYNCHRONOUS位数:8
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):450 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:12 MHz
Base Number Matches:1

5HC40103F3AS228 数据手册

 浏览型号5HC40103F3AS228的Datasheet PDF文件第2页浏览型号5HC40103F3AS228的Datasheet PDF文件第3页浏览型号5HC40103F3AS228的Datasheet PDF文件第4页浏览型号5HC40103F3AS228的Datasheet PDF文件第5页浏览型号5HC40103F3AS228的Datasheet PDF文件第6页浏览型号5HC40103F3AS228的Datasheet PDF文件第7页 
CD54HC40103, CD74HC40103,  
CD74HCT40103  
Data sheet acquired from Harris Semiconductor  
SCHS221D  
High-Speed CMOS Logic  
8-Stage Synchronous Down Counters  
November 1997 - Revised October 2003  
Features  
Description  
• Synchronous or Asynchronous Preset  
• Cascadable in Synchronous or Ripple Mode  
The ’HC40103 and CD74HCT40103 are manufactured with  
high speed silicon gate technology and consist of an 8-stage  
synchronous down counter with a single output which is  
active when the internal count is zero. The 40103 contains a  
single 8-bit binary counter. Each has control inputs for  
enabling or disabling the clock, for clearing the counter to its  
maximum count, and for presetting the counter either  
[ /Title  
(CD74H  
C40103,  
CD74H  
CT4010  
3)  
/Sub-  
ject  
(High  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C synchronously or asynchronously. All control inputs and the  
TC output are active-low logic.  
• Balanced Propagation Delay and Transition Times  
In normal operation, the counter is decremented by one  
• Significant Power Reduction Compared to LSTTL  
count on each positive transition of the CLOCK (CP).  
Logic ICs  
Counting is inhibited when the TE input is high. The TC  
output goes low when the count reaches zero if the TE input  
is low, and remains low for one full clock period.  
• HC Types  
Speed  
CMOS  
Logic 8-  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
CC  
When the PE input is low, data at the P0-P7 inputs are  
clocked into the counter on the next positive clock transition  
regardless of the state of the TE input. When the PL input is  
low, data at the P0-P7 inputs are asynchronously forced into  
the counter regardless of the state of the PE, TE, or CLOCK  
inputs. Input P0-P7 represent a single 8-bit binary word for  
the 40103. When the MR input is low, the counter is  
IL  
IH  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL  
IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
asynchronously cleared to its maximum count of 255  
,
l
10  
regardless of the state of any other input. The precedence  
relationship between control inputs is indicated in the truth  
table.  
Ordering Information  
TEMP. RANGE  
o
If all control inputs except TE are high at the time of zero  
count, the counters will jump to the maximum count, giving a  
PART NUMBER  
CD54HC40103F3A  
CD74HC40103E  
( C)  
PACKAGE  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
counting sequence of 100 or 256 clock pulses long.  
16 10  
The 40103 may be cascaded using the TE input and the TC  
output, in either a synchronous or ripple mode. These  
circuits possess the low power consumption usually  
associated with CMOS circuitry, yet have speeds  
comparable to low power Schottky TTL circuits and can drive  
up to 10 LSTTL loads.  
CD74HC40103M  
CD74HC40103MT  
CD74HC40103M96  
CD74HCT40103E  
CD74HCT40103M  
CD74HCT40103MT  
CD74HCT40103M96  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel  
of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

与5HC40103F3AS228相关器件

型号 品牌 描述 获取价格 数据表
5HC-5 API High Current Filter Chokes

获取价格

5HC-50 API High Current Filter Chokes

获取价格

5HC-68 API High Current Filter Chokes

获取价格

5HCR-10 API General Purpose Inductor, 10uH, 10%, 1 Element, Ferrite-Core, ROHS COMPLIANT

获取价格

5HCR-100 API General Purpose Inductor, 100uH, 10%, 1 Element, Ferrite-Core, ROHS COMPLIANT

获取价格

5HCR-150 API General Purpose Inductor, 150uH, 10%, 1 Element, Ferrite-Core, ROHS COMPLIANT

获取价格