5秒后页面跳转
5962-9759201Q2A PDF预览

5962-9759201Q2A

更新时间: 2024-02-26 04:54:49
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
6页 100K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

5962-9759201Q2A 技术参数

生命周期:Active零件包装代码:QLCC
包装说明:QCCN, LCC20,.35SQ针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.24
Is Samacsys:N系列:F/FAST
JESD-30 代码:S-CQCC-N20长度:8.89 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:80000000 Hz最大I(ol):0.02 A
位数:1功能数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QCCN
封装等效代码:LCC20,.35SQ封装形状:SQUARE
封装形式:CHIP CARRIER包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):16 mAProp。Delay @ Nom-Sup:10.5 ns
传播延迟(tpd):10.5 ns认证状态:Qualified
筛选级别:MIL-PRF-38535 Class Q座面最大高度:2.03 mm
子类别:FF/Latch最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:MILITARY端子形式:NO LEAD
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:8.89 mm最小 fmax:80 MHz
Base Number Matches:1

5962-9759201Q2A 数据手册

 浏览型号5962-9759201Q2A的Datasheet PDF文件第2页浏览型号5962-9759201Q2A的Datasheet PDF文件第3页浏览型号5962-9759201Q2A的Datasheet PDF文件第4页浏览型号5962-9759201Q2A的Datasheet PDF文件第5页浏览型号5962-9759201Q2A的Datasheet PDF文件第6页 
SN54F74, SN74F74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET  
SDFS046A – MARCH 1987 – REVISED OCTOBER 1993  
SN54F74 . . . J PACKAGE  
SN74F74 . . . D OR N PACKAGE  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
(TOP VIEW)  
1CLR  
1D  
1CLK  
1PRE  
1Q  
V
CC  
2CLR  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
description  
2D  
These devices contain two independent positive-  
edge-triggered D-type flip-flops. A low level at the  
preset (PRE) or clear (CLR) inputs sets or resets  
the outputs regardless of the levels of the other  
inputs. When PRE and CLR are inactive (high),  
data at the data (D) input meeting the setup time  
requirements is transferred to the outputs on the  
positive-going edge of the clock pulse. Clock  
triggering occurs at a voltage level and is not  
directly related to the rise time of the clock pulse.  
Following the hold-time interval, data at the  
D input may be changed without affecting the  
levels at the outputs.  
2CLK  
2PRE  
2Q  
1Q  
GND  
2Q  
8
SN54F74 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
1CLK  
NC  
2D  
17 NC  
4
5
6
7
8
16  
15  
14  
1PRE  
NC  
2CLK  
NC  
The SN54F74 is characterized for operation over  
the full military temperature range of 55°C to  
125°C. The SN74F74 is characterized for  
operation from 0°C to 70°C.  
1Q  
2PRE  
9 10 11 12 13  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
NC – No internal connection  
PRE  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
X
H
H
L
L
X
H
H
H
H
H
H
L
L
H
H
H
L
X
Q
Q
0
0
The output levels are not guaranteed to meet the  
minimum levels for Furthermore, this  
V
OH  
.
configuration is nonstable; that is, it will not persist  
when PRE or CLR returns to its inactive (high)  
level.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-9759201Q2A相关器件

型号 品牌 描述 获取价格 数据表
5962-9759201QCA TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

获取价格

5962-9759201QDA TI DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

获取价格

5962-9759301Q2A TI HEX INVERTERS

获取价格

5962-9759301QCA TI HEX INVERTERS

获取价格

5962-9759301QCX WEDC Inverter, F/FAST Series, 6-Func, 1-Input, TTL, CDIP14, CERAMIC, DIP-14

获取价格

5962-9759301QDA TI HEX INVERTERS

获取价格